使用可控输入级尾电流的可编程增益和带宽运放

Muhaned Zaidi, I. Grout, Abu Khari A'ain
{"title":"使用可控输入级尾电流的可编程增益和带宽运放","authors":"Muhaned Zaidi, I. Grout, Abu Khari A'ain","doi":"10.1109/IEECON.2018.8712233","DOIUrl":null,"url":null,"abstract":"This paper presents a novel technique to design a programmable open-loop DC gain and bandwidth single-ended output CMOS (complementary metal oxide semiconductor) opamp (operational amplifier) using a serial digital interface. The circuit topology allows for the programming of the differential input stage tail current. With this variable tail current, a controllable open-loop DC gain and frequency response is created that can be controlled from a host digital processor. The op-amp circuit has a rail-to-rail output where the first stage of the op-amp consists of differential input and folded-cascode circuits that are compensated using a negative Miller capacitor, and the second stage is a class-AB amplifier compensated by a conventional Miller capacitor. The op-amp has been designed using a $0.35\\ \\mu \\mathrm{m}$ CMOS technology, its operation simulated using the Cadence Spectre simulator and operates on a single-rail +3.3V power supply.","PeriodicalId":6628,"journal":{"name":"2018 International Electrical Engineering Congress (iEECON)","volume":"38 1","pages":"1-4"},"PeriodicalIF":0.0000,"publicationDate":"2018-03-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"Programmable Gain and Bandwidth Op-Amp Using Controllable Input Stage Tail Current\",\"authors\":\"Muhaned Zaidi, I. Grout, Abu Khari A'ain\",\"doi\":\"10.1109/IEECON.2018.8712233\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper presents a novel technique to design a programmable open-loop DC gain and bandwidth single-ended output CMOS (complementary metal oxide semiconductor) opamp (operational amplifier) using a serial digital interface. The circuit topology allows for the programming of the differential input stage tail current. With this variable tail current, a controllable open-loop DC gain and frequency response is created that can be controlled from a host digital processor. The op-amp circuit has a rail-to-rail output where the first stage of the op-amp consists of differential input and folded-cascode circuits that are compensated using a negative Miller capacitor, and the second stage is a class-AB amplifier compensated by a conventional Miller capacitor. The op-amp has been designed using a $0.35\\\\ \\\\mu \\\\mathrm{m}$ CMOS technology, its operation simulated using the Cadence Spectre simulator and operates on a single-rail +3.3V power supply.\",\"PeriodicalId\":6628,\"journal\":{\"name\":\"2018 International Electrical Engineering Congress (iEECON)\",\"volume\":\"38 1\",\"pages\":\"1-4\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2018-03-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2018 International Electrical Engineering Congress (iEECON)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/IEECON.2018.8712233\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2018 International Electrical Engineering Congress (iEECON)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IEECON.2018.8712233","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

摘要

本文提出了一种利用串行数字接口设计可编程开环直流增益和带宽单端输出CMOS运放的新技术。电路拓扑结构允许对差分输入级尾电流进行编程。有了这个可变尾电流,一个可控的开环直流增益和频率响应被创建,可以从主机数字处理器控制。运放电路具有轨对轨输出,其中运放的第一级由差分输入和折叠级联电路组成,使用负米勒电容进行补偿,第二级是由传统米勒电容进行补偿的ab类放大器。该运放采用0.35\ \mu \ maththrm {m}$ CMOS技术设计,其运行使用Cadence Spectre模拟器进行模拟,并在单轨+3.3V电源上运行。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Programmable Gain and Bandwidth Op-Amp Using Controllable Input Stage Tail Current
This paper presents a novel technique to design a programmable open-loop DC gain and bandwidth single-ended output CMOS (complementary metal oxide semiconductor) opamp (operational amplifier) using a serial digital interface. The circuit topology allows for the programming of the differential input stage tail current. With this variable tail current, a controllable open-loop DC gain and frequency response is created that can be controlled from a host digital processor. The op-amp circuit has a rail-to-rail output where the first stage of the op-amp consists of differential input and folded-cascode circuits that are compensated using a negative Miller capacitor, and the second stage is a class-AB amplifier compensated by a conventional Miller capacitor. The op-amp has been designed using a $0.35\ \mu \mathrm{m}$ CMOS technology, its operation simulated using the Cadence Spectre simulator and operates on a single-rail +3.3V power supply.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信