高密度、无二极管1.2 kV、90a SiC MOSFET半桥功率模块的设计

C. Dimarino, Wenli Zhang, R. Burgos, D. Boroyevich
{"title":"高密度、无二极管1.2 kV、90a SiC MOSFET半桥功率模块的设计","authors":"C. Dimarino, Wenli Zhang, R. Burgos, D. Boroyevich","doi":"10.1109/WIPDA.2015.7369278","DOIUrl":null,"url":null,"abstract":"SiC devices with current ratings close to 100 A per chip have recently been released. These devices decrease the number of paralleled die needed in high-current power modules, thus increasing power density. By utilizing these devices in synchronous operation with the body diode used for dead time commutation, the external antiparallel diode can be eliminated. This mode reduces cost, and further increases the power density without sacrificing efficiency. In this work, a 1.2 kV, 90 A diode-less SiC MOSFET half-bridge module was designed, fabricated and tested. A survey of packaging materials and technologies was conducted, and the selections were based on the tradeoff between cost and performance. The fabricated module has low gate- and power-loop parasitic inductances (3 and 2.4 nH, respectively), and has more than twice the power density (7.8 W/mm3) and less than half of the switching loss (1.3 mJ) as similarly-rated commercial half-bridge modules.","PeriodicalId":6538,"journal":{"name":"2015 IEEE 3rd Workshop on Wide Bandgap Power Devices and Applications (WiPDA)","volume":"59 1","pages":"210-214"},"PeriodicalIF":0.0000,"publicationDate":"2015-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"9","resultStr":"{\"title\":\"Design of a high-density, diode-less 1.2 kV, 90 A SiC MOSFET half-bridge power module\",\"authors\":\"C. Dimarino, Wenli Zhang, R. Burgos, D. Boroyevich\",\"doi\":\"10.1109/WIPDA.2015.7369278\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"SiC devices with current ratings close to 100 A per chip have recently been released. These devices decrease the number of paralleled die needed in high-current power modules, thus increasing power density. By utilizing these devices in synchronous operation with the body diode used for dead time commutation, the external antiparallel diode can be eliminated. This mode reduces cost, and further increases the power density without sacrificing efficiency. In this work, a 1.2 kV, 90 A diode-less SiC MOSFET half-bridge module was designed, fabricated and tested. A survey of packaging materials and technologies was conducted, and the selections were based on the tradeoff between cost and performance. The fabricated module has low gate- and power-loop parasitic inductances (3 and 2.4 nH, respectively), and has more than twice the power density (7.8 W/mm3) and less than half of the switching loss (1.3 mJ) as similarly-rated commercial half-bridge modules.\",\"PeriodicalId\":6538,\"journal\":{\"name\":\"2015 IEEE 3rd Workshop on Wide Bandgap Power Devices and Applications (WiPDA)\",\"volume\":\"59 1\",\"pages\":\"210-214\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2015-11-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"9\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2015 IEEE 3rd Workshop on Wide Bandgap Power Devices and Applications (WiPDA)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/WIPDA.2015.7369278\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2015 IEEE 3rd Workshop on Wide Bandgap Power Devices and Applications (WiPDA)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/WIPDA.2015.7369278","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 9

摘要

最近已经发布了每个芯片当前额定值接近100 A的SiC器件。这些器件减少了大电流功率模块所需的并联芯片数量,从而提高了功率密度。通过利用这些器件与用于死区整流的本体二极管同步工作,可以消除外部反并联二极管。这种模式降低了成本,并在不牺牲效率的情况下进一步提高了功率密度。本文设计、制作并测试了一个1.2 kV、90a无二极管SiC MOSFET半桥模块。对包装材料和技术进行了调查,并根据成本和性能之间的权衡进行了选择。制作的模块具有较低的栅极和功率环路寄生电感(分别为3和2.4 nH),并且具有两倍以上的功率密度(7.8 W/mm3)和不到一半的开关损耗(1.3 mJ)作为类似额定的商用半桥模块。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Design of a high-density, diode-less 1.2 kV, 90 A SiC MOSFET half-bridge power module
SiC devices with current ratings close to 100 A per chip have recently been released. These devices decrease the number of paralleled die needed in high-current power modules, thus increasing power density. By utilizing these devices in synchronous operation with the body diode used for dead time commutation, the external antiparallel diode can be eliminated. This mode reduces cost, and further increases the power density without sacrificing efficiency. In this work, a 1.2 kV, 90 A diode-less SiC MOSFET half-bridge module was designed, fabricated and tested. A survey of packaging materials and technologies was conducted, and the selections were based on the tradeoff between cost and performance. The fabricated module has low gate- and power-loop parasitic inductances (3 and 2.4 nH, respectively), and has more than twice the power density (7.8 W/mm3) and less than half of the switching loss (1.3 mJ) as similarly-rated commercial half-bridge modules.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信