Michael Quell, A. Toifl, A. Hössinger, S. Selberherr, J. Weinbub
{"title":"纳米图形应用的并行水平集速度扩展算法","authors":"Michael Quell, A. Toifl, A. Hössinger, S. Selberherr, J. Weinbub","doi":"10.1109/SISPAD.2019.8870482","DOIUrl":null,"url":null,"abstract":"We present a parallelized algorithm for accelerating the velocity extension calculations in a level-set method, which is essential for surface velocity based topography simulations, such as etching or deposition simulations for nanopatterning applications. The proposed algorithm improves the prevailing fast marching method by optimizing the heap data structure and efficiently reordering the calculations. We implemented the algorithm into Silvaco’s Victory Process simulator, which is utilized for evaluating our algorithm with a three-dimensional simulation of an ion beam etching process used for spin-transfer torque magnetoresistive random access memory devices. Our results show a significant serial speed-up by a factor of at least 1.4 and a total speed-up by a factor of up to 8 using 8 threads for the velocity extension.","PeriodicalId":6755,"journal":{"name":"2019 International Conference on Simulation of Semiconductor Processes and Devices (SISPAD)","volume":"68 1","pages":"1-4"},"PeriodicalIF":0.0000,"publicationDate":"2019-09-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"Parallelized Level-Set Velocity Extension Algorithm for Nanopatterning Applications\",\"authors\":\"Michael Quell, A. Toifl, A. Hössinger, S. Selberherr, J. Weinbub\",\"doi\":\"10.1109/SISPAD.2019.8870482\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"We present a parallelized algorithm for accelerating the velocity extension calculations in a level-set method, which is essential for surface velocity based topography simulations, such as etching or deposition simulations for nanopatterning applications. The proposed algorithm improves the prevailing fast marching method by optimizing the heap data structure and efficiently reordering the calculations. We implemented the algorithm into Silvaco’s Victory Process simulator, which is utilized for evaluating our algorithm with a three-dimensional simulation of an ion beam etching process used for spin-transfer torque magnetoresistive random access memory devices. Our results show a significant serial speed-up by a factor of at least 1.4 and a total speed-up by a factor of up to 8 using 8 threads for the velocity extension.\",\"PeriodicalId\":6755,\"journal\":{\"name\":\"2019 International Conference on Simulation of Semiconductor Processes and Devices (SISPAD)\",\"volume\":\"68 1\",\"pages\":\"1-4\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2019-09-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2019 International Conference on Simulation of Semiconductor Processes and Devices (SISPAD)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/SISPAD.2019.8870482\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2019 International Conference on Simulation of Semiconductor Processes and Devices (SISPAD)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SISPAD.2019.8870482","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Parallelized Level-Set Velocity Extension Algorithm for Nanopatterning Applications
We present a parallelized algorithm for accelerating the velocity extension calculations in a level-set method, which is essential for surface velocity based topography simulations, such as etching or deposition simulations for nanopatterning applications. The proposed algorithm improves the prevailing fast marching method by optimizing the heap data structure and efficiently reordering the calculations. We implemented the algorithm into Silvaco’s Victory Process simulator, which is utilized for evaluating our algorithm with a three-dimensional simulation of an ion beam etching process used for spin-transfer torque magnetoresistive random access memory devices. Our results show a significant serial speed-up by a factor of at least 1.4 and a total speed-up by a factor of up to 8 using 8 threads for the velocity extension.