Chen Sun, Daniel Jeong, Mason Zhang, Woorham Bae, Chong Zhang, Pavan Bhargava, D. Van Orden, S. Ardalan, C. Ramamurthy, E. Anderson, Austin Katzin, Haiwei Lu, S. Buchbinder, Behrooz Beheshtian, A. Khilo, M. Rust, Chen Li, Forrest Sedgwick, J. Fini, Roy Meade, V. Stojanović, M. Wade
{"title":"TeraPHY:用于低功耗，太比特/秒光I/O的O波段WDM电光平台","authors":"Chen Sun, Daniel Jeong, Mason Zhang, Woorham Bae, Chong Zhang, Pavan Bhargava, D. Van Orden, S. Ardalan, C. Ramamurthy, E. Anderson, Austin Katzin, Haiwei Lu, S. Buchbinder, Behrooz Beheshtian, A. Khilo, M. Rust, Chen Li, Forrest Sedgwick, J. Fini, Roy Meade, V. Stojanović, M. Wade","doi":"10.1109/VLSITechnology18217.2020.9265012","DOIUrl":null,"url":null,"abstract":"We demonstrate an electro-optic platform enabling a direct optical I/O interface in an ASIC package. The $5.5\\mathrm{x}8.9\\mathrm{mm}^{2}$ chiplet uses the Advanced Interface Bus (AIB), a parallel digital interface, to communicate to a host ASIC and integrates high-speed digital/analog circuits, optical modulators, photodetectors, and waveguides. Transmitters and receivers demonstrate data-rates up to 25Gbps at 4.9pJ/bit (Tx+Rx) and <10−12 BER error-free operation. We show a 32-channel, 512Gbps aggregate (across 4 Tx ports) wavelength-division multiplexed (WDM) transmit demonstration from a TeraPHY chiplet, running at 16Gbps per wavelength and 8 simultaneous wavelengths per port.","PeriodicalId":6850,"journal":{"name":"2020 IEEE Symposium on VLSI Technology","volume":"64 1","pages":"1-2"},"PeriodicalIF":0.0000,"publicationDate":"2020-06-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"14","resultStr":"{\"title\":\"TeraPHY: An O-band WDM Electro-optic Platform for Low Power, Terabit/s Optical I/O\",\"authors\":\"Chen Sun, Daniel Jeong, Mason Zhang, Woorham Bae, Chong Zhang, Pavan Bhargava, D. Van Orden, S. Ardalan, C. Ramamurthy, E. Anderson, Austin Katzin, Haiwei Lu, S. Buchbinder, Behrooz Beheshtian, A. Khilo, M. Rust, Chen Li, Forrest Sedgwick, J. Fini, Roy Meade, V. Stojanović, M. Wade\",\"doi\":\"10.1109/VLSITechnology18217.2020.9265012\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"We demonstrate an electro-optic platform enabling a direct optical I/O interface in an ASIC package. The $5.5\\\\mathrm{x}8.9\\\\mathrm{mm}^{2}$ chiplet uses the Advanced Interface Bus (AIB), a parallel digital interface, to communicate to a host ASIC and integrates high-speed digital/analog circuits, optical modulators, photodetectors, and waveguides. Transmitters and receivers demonstrate data-rates up to 25Gbps at 4.9pJ/bit (Tx+Rx) and <10−12 BER error-free operation. We show a 32-channel, 512Gbps aggregate (across 4 Tx ports) wavelength-division multiplexed (WDM) transmit demonstration from a TeraPHY chiplet, running at 16Gbps per wavelength and 8 simultaneous wavelengths per port.\",\"PeriodicalId\":6850,\"journal\":{\"name\":\"2020 IEEE Symposium on VLSI Technology\",\"volume\":\"64 1\",\"pages\":\"1-2\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2020-06-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"14\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2020 IEEE Symposium on VLSI Technology\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/VLSITechnology18217.2020.9265012\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2020 IEEE Symposium on VLSI Technology","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSITechnology18217.2020.9265012","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
TeraPHY: An O-band WDM Electro-optic Platform for Low Power, Terabit/s Optical I/O
We demonstrate an electro-optic platform enabling a direct optical I/O interface in an ASIC package. The $5.5\mathrm{x}8.9\mathrm{mm}^{2}$ chiplet uses the Advanced Interface Bus (AIB), a parallel digital interface, to communicate to a host ASIC and integrates high-speed digital/analog circuits, optical modulators, photodetectors, and waveguides. Transmitters and receivers demonstrate data-rates up to 25Gbps at 4.9pJ/bit (Tx+Rx) and <10−12 BER error-free operation. We show a 32-channel, 512Gbps aggregate (across 4 Tx ports) wavelength-division multiplexed (WDM) transmit demonstration from a TeraPHY chiplet, running at 16Gbps per wavelength and 8 simultaneous wavelengths per port.
求助内容：
应助结果提醒方式：
京公网安备 11010802042870号
