一种具有tee网络拓扑结构的宽带跨阻放大器

2020 IEEE 15th International Conference on Solid-State & Integrated Circuit Technology (ICSICT) Pub Date : 2020-11-03 DOI:10.1109/ICSICT49897.2020.9278244

Rui Yang, Shaowei Zhen, Y. Zhang, Yi-Qiang Zhao, Xiao Yang, Bo Zhang

{"title":"一种具有tee网络拓扑结构的宽带跨阻放大器","authors":"Rui Yang, Shaowei Zhen, Y. Zhang, Yi-Qiang Zhao, Xiao Yang, Bo Zhang","doi":"10.1109/ICSICT49897.2020.9278244","DOIUrl":null,"url":null,"abstract":"In this paper, a wideband transimpedance amplifier (TIA) was proposed for high speed optical receiver chips. The proposed TIA replaces feedback resistance in conventional design with a kind of tee network circuit. Consequently, the bandwidth (BW) and phase margin (PM) of TIA are enhanced significantly. Besides, cascade current mirror was also used for improving power supply rejection ratio (PSRR). This wideband TIA was designed in standard 0.35 CMOS technology. Simulation results show that the proposed TIA has a bandwidth of 145 MHz, low frequency transimpedance gain of 93 $\\mathrm{dB}\\Omega$, phase margin of more than 66° and low frequency power supply rejection ratio (PSRR) of $-157dB$. And the average input referred noise current spectral density is 6. $8\\mathrm{pA}/\\sqrt{\\mathrm{H}\\mathrm{Z}}$ from DC to 500 MHz. The TIA we designed dissipates only 3.5 $\\mathrm{mW}$ with a 3.3 V power supply.","PeriodicalId":6727,"journal":{"name":"2020 IEEE 15th International Conference on Solid-State & Integrated Circuit Technology (ICSICT)","volume":"15 1","pages":"1-3"},"PeriodicalIF":0.0000,"publicationDate":"2020-11-03","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":"{\"title\":\"A wideband transimpedance amplifier with tee network topology\",\"authors\":\"Rui Yang, Shaowei Zhen, Y. Zhang, Yi-Qiang Zhao, Xiao Yang, Bo Zhang\",\"doi\":\"10.1109/ICSICT49897.2020.9278244\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In this paper, a wideband transimpedance amplifier (TIA) was proposed for high speed optical receiver chips. The proposed TIA replaces feedback resistance in conventional design with a kind of tee network circuit. Consequently, the bandwidth (BW) and phase margin (PM) of TIA are enhanced significantly. Besides, cascade current mirror was also used for improving power supply rejection ratio (PSRR). This wideband TIA was designed in standard 0.35 CMOS technology. Simulation results show that the proposed TIA has a bandwidth of 145 MHz, low frequency transimpedance gain of 93 $\\\\mathrm{dB}\\\\Omega$, phase margin of more than 66° and low frequency power supply rejection ratio (PSRR) of $-157dB$. And the average input referred noise current spectral density is 6. $8\\\\mathrm{pA}/\\\\sqrt{\\\\mathrm{H}\\\\mathrm{Z}}$ from DC to 500 MHz. The TIA we designed dissipates only 3.5 $\\\\mathrm{mW}$ with a 3.3 V power supply.\",\"PeriodicalId\":6727,\"journal\":{\"name\":\"2020 IEEE 15th International Conference on Solid-State & Integrated Circuit Technology (ICSICT)\",\"volume\":\"15 1\",\"pages\":\"1-3\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2020-11-03\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"3\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2020 IEEE 15th International Conference on Solid-State & Integrated Circuit Technology (ICSICT)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICSICT49897.2020.9278244\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2020 IEEE 15th International Conference on Solid-State & Integrated Circuit Technology (ICSICT)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICSICT49897.2020.9278244","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 3

摘要

提出了一种用于高速光接收芯片的宽带跨阻放大器(TIA)。提出的TIA用一种三通网络电路取代了传统设计中的反馈电阻。因此，TIA的带宽(BW)和相位裕度(PM)得到了显著提高。此外，级联电流反射镜还用于提高电源抑制比。该宽带TIA采用标准的0.35 CMOS技术设计。仿真结果表明，所提出的TIA带宽为145 MHz，低频跨阻增益为93 $\mathrm{dB}\Omega$，相位裕度大于66°，低频电源抑制比(PSRR)为$-157dB$。平均输入参考噪声电流谱密度为6。$8\mathrm{pA}/\sqrt{\mathrm{H}\mathrm{Z}}$从直流到500 MHz。我们设计的TIA功耗仅为3.5 $\mathrm{mW}$，电源为3.3 V。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

A wideband transimpedance amplifier with tee network topology

In this paper, a wideband transimpedance amplifier (TIA) was proposed for high speed optical receiver chips. The proposed TIA replaces feedback resistance in conventional design with a kind of tee network circuit. Consequently, the bandwidth (BW) and phase margin (PM) of TIA are enhanced significantly. Besides, cascade current mirror was also used for improving power supply rejection ratio (PSRR). This wideband TIA was designed in standard 0.35 CMOS technology. Simulation results show that the proposed TIA has a bandwidth of 145 MHz, low frequency transimpedance gain of 93 $\mathrm{dB}\Omega$, phase margin of more than 66° and low frequency power supply rejection ratio (PSRR) of $-157dB$. And the average input referred noise current spectral density is 6. $8\mathrm{pA}/\sqrt{\mathrm{H}\mathrm{Z}}$ from DC to 500 MHz. The TIA we designed dissipates only 3.5 $\mathrm{mW}$ with a 3.3 V power supply.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

2020 IEEE 15th International Conference on Solid-State & Integrated Circuit Technology (ICSICT)

自引率

0.00%

发文量