C. S. Liu, H. Pu, C. S. Chen, H. Tsai, C. Lee, M. Lii, Doug C. H. Yu
{"title":"CPI在先进Si技术节点的挑战","authors":"C. S. Liu, H. Pu, C. S. Chen, H. Tsai, C. Lee, M. Lii, Doug C. H. Yu","doi":"10.1109/IITC.2013.6615559","DOIUrl":null,"url":null,"abstract":"The key chip-package-integration (CPI) challenges and solutions in the packaging and assembly of advanced Si technology nodes are reported. The key challenge of CPI due to the use of fragile extreme low-k (ELK) dielectric materials in the back-end-of-line (BEOL) layer has been resolved by optimizing bump structure and materials set including both the organic substrate and solder materials, along with process improvements for both Pb-free solder and Cu bump in flip chip packages.","PeriodicalId":6377,"journal":{"name":"2013 IEEE International Interconnect Technology Conference - IITC","volume":"21 1","pages":"1-3"},"PeriodicalIF":0.0000,"publicationDate":"2013-06-13","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"CPI challenges in advanced Si technology nodes\",\"authors\":\"C. S. Liu, H. Pu, C. S. Chen, H. Tsai, C. Lee, M. Lii, Doug C. H. Yu\",\"doi\":\"10.1109/IITC.2013.6615559\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The key chip-package-integration (CPI) challenges and solutions in the packaging and assembly of advanced Si technology nodes are reported. The key challenge of CPI due to the use of fragile extreme low-k (ELK) dielectric materials in the back-end-of-line (BEOL) layer has been resolved by optimizing bump structure and materials set including both the organic substrate and solder materials, along with process improvements for both Pb-free solder and Cu bump in flip chip packages.\",\"PeriodicalId\":6377,\"journal\":{\"name\":\"2013 IEEE International Interconnect Technology Conference - IITC\",\"volume\":\"21 1\",\"pages\":\"1-3\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2013-06-13\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2013 IEEE International Interconnect Technology Conference - IITC\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/IITC.2013.6615559\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2013 IEEE International Interconnect Technology Conference - IITC","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IITC.2013.6615559","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
The key chip-package-integration (CPI) challenges and solutions in the packaging and assembly of advanced Si technology nodes are reported. The key challenge of CPI due to the use of fragile extreme low-k (ELK) dielectric materials in the back-end-of-line (BEOL) layer has been resolved by optimizing bump structure and materials set including both the organic substrate and solder materials, along with process improvements for both Pb-free solder and Cu bump in flip chip packages.
求助内容：
应助结果提醒方式：
京公网安备 11010802042870号
