Casta DIVA -可变性平台设计

S. Cotofana, C. Meenderinck
{"title":"Casta DIVA -可变性平台设计","authors":"S. Cotofana, C. Meenderinck","doi":"10.1109/SMICND.2008.4703430","DOIUrl":null,"url":null,"abstract":"This paper introduces an architecture, Casta DIVA, which allows circuit and system designers to seamlessly incorporate design for variability in their designs to prevent large performance losses due to variations. The proposed architecture is generic as: (i) it takes into account all delay variation sources; (ii) applies solutions at design, test, and run time; (iii) and can be used as a template for all kind of systems, e.g., uni-processor, multi-processor. The Casta DIVA approach is introspective, that is, the system locally observes its own performance and adapts locally to the actual measured delay, by the use of local agents. To achieve global control too, the local agents are placed in a 3-level hierarchy. To reduce the extra hardware cost and to facilitate easy integration with existing design technologies we propose to utilize the JTAG boundary scan as test and communication infrastructure.","PeriodicalId":6406,"journal":{"name":"2008 IEEE International Conference on Semiconductor Electronics","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"2008-12-09","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":"{\"title\":\"Casta DIVA - a design for variability platform\",\"authors\":\"S. Cotofana, C. Meenderinck\",\"doi\":\"10.1109/SMICND.2008.4703430\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper introduces an architecture, Casta DIVA, which allows circuit and system designers to seamlessly incorporate design for variability in their designs to prevent large performance losses due to variations. The proposed architecture is generic as: (i) it takes into account all delay variation sources; (ii) applies solutions at design, test, and run time; (iii) and can be used as a template for all kind of systems, e.g., uni-processor, multi-processor. The Casta DIVA approach is introspective, that is, the system locally observes its own performance and adapts locally to the actual measured delay, by the use of local agents. To achieve global control too, the local agents are placed in a 3-level hierarchy. To reduce the extra hardware cost and to facilitate easy integration with existing design technologies we propose to utilize the JTAG boundary scan as test and communication infrastructure.\",\"PeriodicalId\":6406,\"journal\":{\"name\":\"2008 IEEE International Conference on Semiconductor Electronics\",\"volume\":null,\"pages\":null},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2008-12-09\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"3\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2008 IEEE International Conference on Semiconductor Electronics\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/SMICND.2008.4703430\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2008 IEEE International Conference on Semiconductor Electronics","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SMICND.2008.4703430","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 3

摘要

本文介绍了一种架构,Casta DIVA,它允许电路和系统设计人员在设计中无缝地结合可变性设计,以防止由于变化而造成的巨大性能损失。所提出的架构是通用的,因为:(i)它考虑了所有延迟变化源;(ii)在设计、测试和运行时应用解决方案;(iii)并可作为各种系统的模板,例如单处理机、多处理机。Casta DIVA方法是内省的,即系统局部观察自身的性能,并通过使用局部代理局部适应实际测量的延迟。为了实现全局控制,本地代理被放置在一个3级层次结构中。为了降低额外的硬件成本并方便与现有设计技术的轻松集成,我们建议利用JTAG边界扫描作为测试和通信基础设施。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Casta DIVA - a design for variability platform
This paper introduces an architecture, Casta DIVA, which allows circuit and system designers to seamlessly incorporate design for variability in their designs to prevent large performance losses due to variations. The proposed architecture is generic as: (i) it takes into account all delay variation sources; (ii) applies solutions at design, test, and run time; (iii) and can be used as a template for all kind of systems, e.g., uni-processor, multi-processor. The Casta DIVA approach is introspective, that is, the system locally observes its own performance and adapts locally to the actual measured delay, by the use of local agents. To achieve global control too, the local agents are placed in a 3-level hierarchy. To reduce the extra hardware cost and to facilitate easy integration with existing design technologies we propose to utilize the JTAG boundary scan as test and communication infrastructure.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信