基于100nm GaN技术的新型32gb /s 5.6 vpp数模转换器,用于5G信号生成

M. Weiß, C. Friesicke, R. Quay, O. Ambacher
{"title":"基于100nm GaN技术的新型32gb /s 5.6 vpp数模转换器,用于5G信号生成","authors":"M. Weiß, C. Friesicke, R. Quay, O. Ambacher","doi":"10.1109/IMS30576.2020.9224080","DOIUrl":null,"url":null,"abstract":"The RF-power digital-to-analog converter (DAC) presented here provides RF-signals in the gigabit regime with voltage swings up to 8.32 V, suitable to drive subsequent single-stage microwave gallium nitride (GaN) power amplifer for sub-six frequencies. A current-steering architecture is driven by a custom algorithm to provide a programmable high output current, up to 250 mA, to a capacitive load such as the capacitive input impedance of an single-stage GaN power amplifier. This architecture provides data rates up to 32 Gb/s with an custom encoding, while the output voltage swing at the load capacitance is higher than 5 Vpp. Therefore, slew rates of up to 76 V/ns can be established.","PeriodicalId":6784,"journal":{"name":"2020 IEEE/MTT-S International Microwave Symposium (IMS)","volume":"37 1","pages":"952-955"},"PeriodicalIF":0.0000,"publicationDate":"2020-08-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"A Novel 32-Gb/s 5.6-Vpp Digital-to-Analog Converter in 100 nm GaN Technology for 5G Signal Generation\",\"authors\":\"M. Weiß, C. Friesicke, R. Quay, O. Ambacher\",\"doi\":\"10.1109/IMS30576.2020.9224080\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The RF-power digital-to-analog converter (DAC) presented here provides RF-signals in the gigabit regime with voltage swings up to 8.32 V, suitable to drive subsequent single-stage microwave gallium nitride (GaN) power amplifer for sub-six frequencies. A current-steering architecture is driven by a custom algorithm to provide a programmable high output current, up to 250 mA, to a capacitive load such as the capacitive input impedance of an single-stage GaN power amplifier. This architecture provides data rates up to 32 Gb/s with an custom encoding, while the output voltage swing at the load capacitance is higher than 5 Vpp. Therefore, slew rates of up to 76 V/ns can be established.\",\"PeriodicalId\":6784,\"journal\":{\"name\":\"2020 IEEE/MTT-S International Microwave Symposium (IMS)\",\"volume\":\"37 1\",\"pages\":\"952-955\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2020-08-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2020 IEEE/MTT-S International Microwave Symposium (IMS)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/IMS30576.2020.9224080\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2020 IEEE/MTT-S International Microwave Symposium (IMS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IMS30576.2020.9224080","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

摘要

本文提出的射频功率数模转换器(DAC)提供千兆频段的射频信号,电压波动高达8.32 V,适用于驱动后续的六次频率单级微波氮化镓(GaN)功率放大器。电流转向架构由定制算法驱动,为容性负载(如单级GaN功率放大器的容性输入阻抗)提供高达250 mA的可编程高输出电流。该架构通过自定义编码提供高达32 Gb/s的数据速率,而负载电容下的输出电压摆幅高于5 Vpp。因此,可以建立高达76 V/ns的转换速率。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
A Novel 32-Gb/s 5.6-Vpp Digital-to-Analog Converter in 100 nm GaN Technology for 5G Signal Generation
The RF-power digital-to-analog converter (DAC) presented here provides RF-signals in the gigabit regime with voltage swings up to 8.32 V, suitable to drive subsequent single-stage microwave gallium nitride (GaN) power amplifer for sub-six frequencies. A current-steering architecture is driven by a custom algorithm to provide a programmable high output current, up to 250 mA, to a capacitive load such as the capacitive input impedance of an single-stage GaN power amplifier. This architecture provides data rates up to 32 Gb/s with an custom encoding, while the output voltage swing at the load capacitance is higher than 5 Vpp. Therefore, slew rates of up to 76 V/ns can be established.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信