S. Kunapareddy, Sriraj Dheeraj Turaga, Solomon Surya Tej Mano Sajjan
{"title":"基于3端口异步t型路由器的异步NoC设计","authors":"S. Kunapareddy, Sriraj Dheeraj Turaga, Solomon Surya Tej Mano Sajjan","doi":"10.1109/ICCPCT.2015.7159417","DOIUrl":null,"url":null,"abstract":"The importance of a Network On Chip (NoC) is increasing rapidly with the advent of System on Chip (SoC) design using Intellectual Property (IP). This is because it is hard to communicate with the IPs as they have different timing constrains and data rates. Energy usage of the on-chip interconnects is also a concern for many such SoCs targeting portable battery powered devices which necessitates design of an efficient NoC. This paper proposes an energy efficient simple asynchronous NOC design using 3-port T routers. The router has three pairs of switch and merge modules, connected in a T fashion.","PeriodicalId":6650,"journal":{"name":"2015 International Conference on Circuits, Power and Computing Technologies [ICCPCT-2015]","volume":"79 2 1","pages":"1-5"},"PeriodicalIF":0.0000,"publicationDate":"2015-07-16","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"Design of asynchronous NoC using 3-port asynchronous T-routers\",\"authors\":\"S. Kunapareddy, Sriraj Dheeraj Turaga, Solomon Surya Tej Mano Sajjan\",\"doi\":\"10.1109/ICCPCT.2015.7159417\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The importance of a Network On Chip (NoC) is increasing rapidly with the advent of System on Chip (SoC) design using Intellectual Property (IP). This is because it is hard to communicate with the IPs as they have different timing constrains and data rates. Energy usage of the on-chip interconnects is also a concern for many such SoCs targeting portable battery powered devices which necessitates design of an efficient NoC. This paper proposes an energy efficient simple asynchronous NOC design using 3-port T routers. The router has three pairs of switch and merge modules, connected in a T fashion.\",\"PeriodicalId\":6650,\"journal\":{\"name\":\"2015 International Conference on Circuits, Power and Computing Technologies [ICCPCT-2015]\",\"volume\":\"79 2 1\",\"pages\":\"1-5\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2015-07-16\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2015 International Conference on Circuits, Power and Computing Technologies [ICCPCT-2015]\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICCPCT.2015.7159417\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2015 International Conference on Circuits, Power and Computing Technologies [ICCPCT-2015]","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICCPCT.2015.7159417","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Design of asynchronous NoC using 3-port asynchronous T-routers
The importance of a Network On Chip (NoC) is increasing rapidly with the advent of System on Chip (SoC) design using Intellectual Property (IP). This is because it is hard to communicate with the IPs as they have different timing constrains and data rates. Energy usage of the on-chip interconnects is also a concern for many such SoCs targeting portable battery powered devices which necessitates design of an efficient NoC. This paper proposes an energy efficient simple asynchronous NOC design using 3-port T routers. The router has three pairs of switch and merge modules, connected in a T fashion.