在台积电太阳能生产线1.09m2单片CIGSeS模块上实现15.1%的总面积效率

Sean Yang, Kwang-Ming Lin, Wen-Chin Lee, C. Lin, L. Chu
{"title":"在台积电太阳能生产线1.09m2单片CIGSeS模块上实现15.1%的总面积效率","authors":"Sean Yang, Kwang-Ming Lin, Wen-Chin Lee, C. Lin, L. Chu","doi":"10.1109/PVSC.2013.6744480","DOIUrl":null,"url":null,"abstract":"15.1% total area efficiency on a monolithic 1.09m2 CIGSeS modules sets a new record for commercial-size, monolithic thin-film modules. This achievement results from improvements in both module design and thin-film composition, including: absorber improvement, cell redesign, and dead area reduction. Absorber improvement mainly consists of Selenization and Sulfurization (SAS) process optimization, resulting in open-circuit voltage (Voc) increase. Cell redesign mitigates the interconnect loss and maximize its benefit for Fill Factor (FF), while the reduction of the dead area increases module current. Production of modules with efficiency exceeding 15% is repeatable in the TSMC Solar production line located in Taichung, Taiwan.","PeriodicalId":6350,"journal":{"name":"2013 IEEE 39th Photovoltaic Specialists Conference (PVSC)","volume":"54 1","pages":"1741-1743"},"PeriodicalIF":0.0000,"publicationDate":"2013-06-16","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"Achievement of 15.1% total area efficiency on 1.09m2 monolithic CIGSeS modules in TSMC Solar production line\",\"authors\":\"Sean Yang, Kwang-Ming Lin, Wen-Chin Lee, C. Lin, L. Chu\",\"doi\":\"10.1109/PVSC.2013.6744480\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"15.1% total area efficiency on a monolithic 1.09m2 CIGSeS modules sets a new record for commercial-size, monolithic thin-film modules. This achievement results from improvements in both module design and thin-film composition, including: absorber improvement, cell redesign, and dead area reduction. Absorber improvement mainly consists of Selenization and Sulfurization (SAS) process optimization, resulting in open-circuit voltage (Voc) increase. Cell redesign mitigates the interconnect loss and maximize its benefit for Fill Factor (FF), while the reduction of the dead area increases module current. Production of modules with efficiency exceeding 15% is repeatable in the TSMC Solar production line located in Taichung, Taiwan.\",\"PeriodicalId\":6350,\"journal\":{\"name\":\"2013 IEEE 39th Photovoltaic Specialists Conference (PVSC)\",\"volume\":\"54 1\",\"pages\":\"1741-1743\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2013-06-16\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2013 IEEE 39th Photovoltaic Specialists Conference (PVSC)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/PVSC.2013.6744480\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2013 IEEE 39th Photovoltaic Specialists Conference (PVSC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/PVSC.2013.6744480","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

摘要

1.09m2单片CIGSeS模块的总面积效率为15.1%,创下了商业尺寸单片薄膜模块的新纪录。这一成就源于组件设计和薄膜成分的改进,包括:吸收器改进、电池重新设计和死区减少。吸收器改进主要包括硒化和硫化(SAS)工艺优化,从而提高开路电压(Voc)。电池的重新设计减轻了互连损耗,并最大限度地提高了填充系数(FF),而死区的减少增加了模块电流。位于台湾台中的台积电太阳能生产线可重复生产效率超过15%的组件。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Achievement of 15.1% total area efficiency on 1.09m2 monolithic CIGSeS modules in TSMC Solar production line
15.1% total area efficiency on a monolithic 1.09m2 CIGSeS modules sets a new record for commercial-size, monolithic thin-film modules. This achievement results from improvements in both module design and thin-film composition, including: absorber improvement, cell redesign, and dead area reduction. Absorber improvement mainly consists of Selenization and Sulfurization (SAS) process optimization, resulting in open-circuit voltage (Voc) increase. Cell redesign mitigates the interconnect loss and maximize its benefit for Fill Factor (FF), while the reduction of the dead area increases module current. Production of modules with efficiency exceeding 15% is repeatable in the TSMC Solar production line located in Taichung, Taiwan.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信