降压DC-DC降压变换器中LC谐波陷波滤波器的设计

2020 IEEE 15th International Conference on Solid-State & Integrated Circuit Technology (ICSICT) Pub Date : 2020-11-03 DOI:10.1109/ICSICT49897.2020.9278270

MinhTri Tran, Y. Kobori, A. Kuwana, Haruo Kobayashi

{"title":"降压DC-DC降压变换器中LC谐波陷波滤波器的设计","authors":"MinhTri Tran, Y. Kobori, A. Kuwana, Haruo Kobayashi","doi":"10.1109/ICSICT49897.2020.9278270","DOIUrl":null,"url":null,"abstract":"This paper proposes the design of an LC harmonic notch filter to improve the output ripple in an inductor type step-down DC-DC buck converter. To examine the overshoot voltage of the converter, the transfer function and its self-loop function of the power stage were analyzed. The LC network was designed at the 180 kHz harmonic frequency and added at the output node of the power stage of the converter. As a result, the ripple was reduced by 3 dB (from -35 dBV to -42 dBV at 180 kHz). The ripple level was kept below 5 mVpp, which is small enough compared to 5 V desired voltage.","PeriodicalId":6727,"journal":{"name":"2020 IEEE 15th International Conference on Solid-State & Integrated Circuit Technology (ICSICT)","volume":"38 1","pages":"1-4"},"PeriodicalIF":0.0000,"publicationDate":"2020-11-03","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"Design Of LC Harmonic Notch Filter for Ripple Reduction in Step-Down DC-DC Buck Converter\",\"authors\":\"MinhTri Tran, Y. Kobori, A. Kuwana, Haruo Kobayashi\",\"doi\":\"10.1109/ICSICT49897.2020.9278270\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper proposes the design of an LC harmonic notch filter to improve the output ripple in an inductor type step-down DC-DC buck converter. To examine the overshoot voltage of the converter, the transfer function and its self-loop function of the power stage were analyzed. The LC network was designed at the 180 kHz harmonic frequency and added at the output node of the power stage of the converter. As a result, the ripple was reduced by 3 dB (from -35 dBV to -42 dBV at 180 kHz). The ripple level was kept below 5 mVpp, which is small enough compared to 5 V desired voltage.\",\"PeriodicalId\":6727,\"journal\":{\"name\":\"2020 IEEE 15th International Conference on Solid-State & Integrated Circuit Technology (ICSICT)\",\"volume\":\"38 1\",\"pages\":\"1-4\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2020-11-03\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2020 IEEE 15th International Conference on Solid-State & Integrated Circuit Technology (ICSICT)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICSICT49897.2020.9278270\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2020 IEEE 15th International Conference on Solid-State & Integrated Circuit Technology (ICSICT)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICSICT49897.2020.9278270","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 1

摘要

为了改善电感型降压DC-DC降压变换器的输出纹波，提出了一种LC谐波陷波滤波器的设计。为了检测变换器的过调电压，分析了功率级的传递函数及其自环函数。LC网络设计为180 kHz谐波频率，并添加在变换器功率级输出节点。结果，纹波减少了3db(在180 kHz时从-35 dBV到-42 dBV)。纹波电平保持在5 mVpp以下，与5 V期望电压相比，这已经足够小了。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

Design Of LC Harmonic Notch Filter for Ripple Reduction in Step-Down DC-DC Buck Converter

This paper proposes the design of an LC harmonic notch filter to improve the output ripple in an inductor type step-down DC-DC buck converter. To examine the overshoot voltage of the converter, the transfer function and its self-loop function of the power stage were analyzed. The LC network was designed at the 180 kHz harmonic frequency and added at the output node of the power stage of the converter. As a result, the ripple was reduced by 3 dB (from -35 dBV to -42 dBV at 180 kHz). The ripple level was kept below 5 mVpp, which is small enough compared to 5 V desired voltage.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

2020 IEEE 15th International Conference on Solid-State & Integrated Circuit Technology (ICSICT)

自引率

0.00%

发文量