用于视频摄像机的异步模数转换器

R. Sunil, K. SiddharthR., Nithin Y. B. Kumar, M. H. Vasantha
{"title":"用于视频摄像机的异步模数转换器","authors":"R. Sunil, K. SiddharthR., Nithin Y. B. Kumar, M. H. Vasantha","doi":"10.1109/ISVLSI.2019.00040","DOIUrl":null,"url":null,"abstract":"This paper proposes an asynchronous analog to digital converter (ADC) for wireless surveillance video camera applications. The proposed architecture is based on a nonuniform sampling, whose sampling instants depend on the input voltage amplitude. The proposed design has the power performance advantage, by using a power down comparator, for an input voltage close to the extreme values. Thus, the proposed architecture is suitable for the applications in which the input signal rarely assumes voltage values closer to the mid-range amplitude voltage. The design is simulated, at the transistor level, in a 180-nm CMOS technology. The results show that about 96.7% of the power can be saved in the best case (input voltage in the vicinity of extreme values) when compared to a conventional flash ADC.","PeriodicalId":6703,"journal":{"name":"2019 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)","volume":"358 1","pages":"175-180"},"PeriodicalIF":0.0000,"publicationDate":"2019-07-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"An Asynchronous Analog to Digital Converter for Video Camera Applications\",\"authors\":\"R. Sunil, K. SiddharthR., Nithin Y. B. Kumar, M. H. Vasantha\",\"doi\":\"10.1109/ISVLSI.2019.00040\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper proposes an asynchronous analog to digital converter (ADC) for wireless surveillance video camera applications. The proposed architecture is based on a nonuniform sampling, whose sampling instants depend on the input voltage amplitude. The proposed design has the power performance advantage, by using a power down comparator, for an input voltage close to the extreme values. Thus, the proposed architecture is suitable for the applications in which the input signal rarely assumes voltage values closer to the mid-range amplitude voltage. The design is simulated, at the transistor level, in a 180-nm CMOS technology. The results show that about 96.7% of the power can be saved in the best case (input voltage in the vicinity of extreme values) when compared to a conventional flash ADC.\",\"PeriodicalId\":6703,\"journal\":{\"name\":\"2019 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)\",\"volume\":\"358 1\",\"pages\":\"175-180\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2019-07-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2019 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ISVLSI.2019.00040\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2019 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISVLSI.2019.00040","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

摘要

本文提出了一种用于无线监控摄像机的异步模数转换器(ADC)。该结构基于非均匀采样,其采样瞬间依赖于输入电压幅值。所提出的设计具有功率性能优势,通过使用功率下降比较器,输入电压接近极值。因此,所提出的架构适用于输入信号很少假设电压值接近中幅值的应用。该设计在晶体管级采用180纳米CMOS技术进行了仿真。结果表明,与传统闪存ADC相比,在最佳情况下(输入电压接近极值)可节省约96.7%的功率。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
An Asynchronous Analog to Digital Converter for Video Camera Applications
This paper proposes an asynchronous analog to digital converter (ADC) for wireless surveillance video camera applications. The proposed architecture is based on a nonuniform sampling, whose sampling instants depend on the input voltage amplitude. The proposed design has the power performance advantage, by using a power down comparator, for an input voltage close to the extreme values. Thus, the proposed architecture is suitable for the applications in which the input signal rarely assumes voltage values closer to the mid-range amplitude voltage. The design is simulated, at the transistor level, in a 180-nm CMOS technology. The results show that about 96.7% of the power can be saved in the best case (input voltage in the vicinity of extreme values) when compared to a conventional flash ADC.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信