{"title":"多千兆I/ o的电源分配设计考虑和方法","authors":"R. Schmitt, C. Yuan","doi":"10.1109/ISEMC.2005.1513596","DOIUrl":null,"url":null,"abstract":"This paper presents a methodology to design and analyze power integrity for high-speed I/O systems. It describes the separation of supply noise into budget components that can be addressed separately. The major contributions and issues for each analysis step are discussed, and a modeling methodology is presented that balances model complexity and accuracy","PeriodicalId":6459,"journal":{"name":"2005 International Symposium on Electromagnetic Compatibility, 2005. EMC 2005.","volume":"27 1","pages":"660-665"},"PeriodicalIF":0.0000,"publicationDate":"2005-10-03","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"6","resultStr":"{\"title\":\"Power distribution design considerations and methodology for multi-gigabit I/Os\",\"authors\":\"R. Schmitt, C. Yuan\",\"doi\":\"10.1109/ISEMC.2005.1513596\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper presents a methodology to design and analyze power integrity for high-speed I/O systems. It describes the separation of supply noise into budget components that can be addressed separately. The major contributions and issues for each analysis step are discussed, and a modeling methodology is presented that balances model complexity and accuracy\",\"PeriodicalId\":6459,\"journal\":{\"name\":\"2005 International Symposium on Electromagnetic Compatibility, 2005. EMC 2005.\",\"volume\":\"27 1\",\"pages\":\"660-665\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2005-10-03\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"6\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2005 International Symposium on Electromagnetic Compatibility, 2005. EMC 2005.\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ISEMC.2005.1513596\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2005 International Symposium on Electromagnetic Compatibility, 2005. EMC 2005.","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISEMC.2005.1513596","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Power distribution design considerations and methodology for multi-gigabit I/Os
This paper presents a methodology to design and analyze power integrity for high-speed I/O systems. It describes the separation of supply noise into budget components that can be addressed separately. The major contributions and issues for each analysis step are discussed, and a modeling methodology is presented that balances model complexity and accuracy