利用栅极复制技术提高纳米电子电路的可靠性

2007 7th IEEE Conference on Nanotechnology (IEEE NANO) Pub Date : 2007-08-01 DOI:10.1109/NANO.2007.4601262

Chunhong Chen, F. Zhou

{"title":"利用栅极复制技术提高纳米电子电路的可靠性","authors":"Chunhong Chen, F. Zhou","doi":"10.1109/NANO.2007.4601262","DOIUrl":null,"url":null,"abstract":"To make digital circuits with unreliable devices more reliable has been a big challenge, especially for today's nanoelectronic circuit design. This paper presents a gate replication architecture towards increasing the reliability of individual nano-scale digital logic gates. We focus on deriving the fundamental relationship between gate replication and reliability improvement, and report both theoretical analysis and experimental results.","PeriodicalId":6415,"journal":{"name":"2007 7th IEEE Conference on Nanotechnology (IEEE NANO)","volume":"242 1","pages":"597-600"},"PeriodicalIF":0.0000,"publicationDate":"2007-08-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Towards reliability improvement for nanoelectronic circuits using gate replication\",\"authors\":\"Chunhong Chen, F. Zhou\",\"doi\":\"10.1109/NANO.2007.4601262\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"To make digital circuits with unreliable devices more reliable has been a big challenge, especially for today's nanoelectronic circuit design. This paper presents a gate replication architecture towards increasing the reliability of individual nano-scale digital logic gates. We focus on deriving the fundamental relationship between gate replication and reliability improvement, and report both theoretical analysis and experimental results.\",\"PeriodicalId\":6415,\"journal\":{\"name\":\"2007 7th IEEE Conference on Nanotechnology (IEEE NANO)\",\"volume\":\"242 1\",\"pages\":\"597-600\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2007-08-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2007 7th IEEE Conference on Nanotechnology (IEEE NANO)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/NANO.2007.4601262\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2007 7th IEEE Conference on Nanotechnology (IEEE NANO)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/NANO.2007.4601262","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 0

摘要

使不可靠器件的数字电路更可靠一直是一个巨大的挑战，特别是对于今天的纳米电子电路设计。本文提出了一种门复制结构，以提高单个纳米级数字逻辑门的可靠性。我们着重推导了门复制与可靠性提高之间的基本关系，并报告了理论分析和实验结果。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

Towards reliability improvement for nanoelectronic circuits using gate replication

To make digital circuits with unreliable devices more reliable has been a big challenge, especially for today's nanoelectronic circuit design. This paper presents a gate replication architecture towards increasing the reliability of individual nano-scale digital logic gates. We focus on deriving the fundamental relationship between gate replication and reliability improvement, and report both theoretical analysis and experimental results.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

2007 7th IEEE Conference on Nanotechnology (IEEE NANO)

自引率

0.00%

发文量