K. Guarini, Anna W. Topol, M. Ieong, R. Yu, L. Shi, M. Newport, D. Frank, D. V. Singh, G. Cohen, S. Nitta, D. Boyd, P. O'Neil, S. Tempest, H. B. Pogge, S. Purushothaman, W. Haensch
{"title":"电子完整性最先进的0.13 /spl mu/m SOI CMOS器件和电路转移到三维(3D)集成电路(IC)制造","authors":"K. Guarini, Anna W. Topol, M. Ieong, R. Yu, L. Shi, M. Newport, D. Frank, D. V. Singh, G. Cohen, S. Nitta, D. Boyd, P. O'Neil, S. Tempest, H. B. Pogge, S. Purushothaman, W. Haensch","doi":"10.1109/IEDM.2002.1175992","DOIUrl":null,"url":null,"abstract":"We introduce a new scheme for building three-dimensional (3D) integrated circuits (ICs) based on the layer transfer of completed devices. We demonstrate for the first time that the processes required for stacking active device layers preserve the intrinsic electrical characteristics of state-of-the-art short-channel MOSFETs and ring oscillator circuits, which is critical to the success of high performance 3D ICs.","PeriodicalId":74909,"journal":{"name":"Technical digest. International Electron Devices Meeting","volume":"9 1","pages":"943-945"},"PeriodicalIF":0.0000,"publicationDate":"2002-12-08","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"137","resultStr":"{\"title\":\"Electrical integrity of state-of-the-art 0.13 /spl mu/m SOI CMOS devices and circuits transferred for three-dimensional (3D) integrated circuit (IC) fabrication\",\"authors\":\"K. Guarini, Anna W. Topol, M. Ieong, R. Yu, L. Shi, M. Newport, D. Frank, D. V. Singh, G. Cohen, S. Nitta, D. Boyd, P. O'Neil, S. Tempest, H. B. Pogge, S. Purushothaman, W. Haensch\",\"doi\":\"10.1109/IEDM.2002.1175992\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"We introduce a new scheme for building three-dimensional (3D) integrated circuits (ICs) based on the layer transfer of completed devices. We demonstrate for the first time that the processes required for stacking active device layers preserve the intrinsic electrical characteristics of state-of-the-art short-channel MOSFETs and ring oscillator circuits, which is critical to the success of high performance 3D ICs.\",\"PeriodicalId\":74909,\"journal\":{\"name\":\"Technical digest. International Electron Devices Meeting\",\"volume\":\"9 1\",\"pages\":\"943-945\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2002-12-08\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"137\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Technical digest. International Electron Devices Meeting\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/IEDM.2002.1175992\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Technical digest. International Electron Devices Meeting","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IEDM.2002.1175992","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Electrical integrity of state-of-the-art 0.13 /spl mu/m SOI CMOS devices and circuits transferred for three-dimensional (3D) integrated circuit (IC) fabrication
We introduce a new scheme for building three-dimensional (3D) integrated circuits (ICs) based on the layer transfer of completed devices. We demonstrate for the first time that the processes required for stacking active device layers preserve the intrinsic electrical characteristics of state-of-the-art short-channel MOSFETs and ring oscillator circuits, which is critical to the success of high performance 3D ICs.
求助内容：
应助结果提醒方式：
京公网安备 11010802042870号
