射频集成电路对片上带内干扰容忍度的系统诊断

N. Azuma, T. Makita, S. Ueyama, M. Nagata, Satoru Takahashi, M. Murakami, K. Hori, Satoshi Tanaka, M. Yamaguchi
{"title":"射频集成电路对片上带内干扰容忍度的系统诊断","authors":"N. Azuma, T. Makita, S. Ueyama, M. Nagata, Satoru Takahashi, M. Murakami, K. Hori, Satoshi Tanaka, M. Yamaguchi","doi":"10.1109/TEST.2013.6651922","DOIUrl":null,"url":null,"abstract":"The tolerance of RF ICs against on-chip in-band interferers is diagnosed from the viewpoints of the quality of wireless channels compliant with LTE standards. The on-chip interferers inevitably propagate from other active circuits like digital backend processors through silicon substrate coupling in the same die of system-level integration. An in-system diagnosis platform of RF ICs presented in this paper relates the impacts of such interferers on the circuit-level response and system-level communication performance metrics. The figures of communication quality at a system level, like EVM, BER and throughput are concurrently evaluated with the strengths of interferers in different forms and at different locations in a silicon chip. The interferers are measured as the in-band signal to spurious power ratio at the output of RF ICs, the magnitude of substrate voltage fluctuations at the proximity of RF ICs, and related with the amount of power current consumed by base-band digital ICs. The tolerance of RF ICs is represented by the maximum strength of on-chip interferers for sustaining prescribed communication performance. The diagnosis system is divided into two parts, (i) a system-level RF simulator handling modulation and demodulation of real communication vectors in LTE format and also enabling hardware connectivity with RF ICs, and (ii) a silicon emulator of on-chip interferers coupled to the RF ICs. A 65 nm CMOS chip incorporates an on-chip arbitrary noise generator, an on-chip waveform capture, and RF IC for LTE receiver front end, and demonstrates the entire diagnosis.","PeriodicalId":6379,"journal":{"name":"2013 IEEE International Test Conference (ITC)","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"2013-11-04","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"26","resultStr":"{\"title\":\"In-system diagnosis of RF ICs for tolerance against on-chip in-band interferers\",\"authors\":\"N. Azuma, T. Makita, S. Ueyama, M. Nagata, Satoru Takahashi, M. Murakami, K. Hori, Satoshi Tanaka, M. Yamaguchi\",\"doi\":\"10.1109/TEST.2013.6651922\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The tolerance of RF ICs against on-chip in-band interferers is diagnosed from the viewpoints of the quality of wireless channels compliant with LTE standards. The on-chip interferers inevitably propagate from other active circuits like digital backend processors through silicon substrate coupling in the same die of system-level integration. An in-system diagnosis platform of RF ICs presented in this paper relates the impacts of such interferers on the circuit-level response and system-level communication performance metrics. The figures of communication quality at a system level, like EVM, BER and throughput are concurrently evaluated with the strengths of interferers in different forms and at different locations in a silicon chip. The interferers are measured as the in-band signal to spurious power ratio at the output of RF ICs, the magnitude of substrate voltage fluctuations at the proximity of RF ICs, and related with the amount of power current consumed by base-band digital ICs. The tolerance of RF ICs is represented by the maximum strength of on-chip interferers for sustaining prescribed communication performance. The diagnosis system is divided into two parts, (i) a system-level RF simulator handling modulation and demodulation of real communication vectors in LTE format and also enabling hardware connectivity with RF ICs, and (ii) a silicon emulator of on-chip interferers coupled to the RF ICs. A 65 nm CMOS chip incorporates an on-chip arbitrary noise generator, an on-chip waveform capture, and RF IC for LTE receiver front end, and demonstrates the entire diagnosis.\",\"PeriodicalId\":6379,\"journal\":{\"name\":\"2013 IEEE International Test Conference (ITC)\",\"volume\":null,\"pages\":null},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2013-11-04\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"26\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2013 IEEE International Test Conference (ITC)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/TEST.2013.6651922\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2013 IEEE International Test Conference (ITC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/TEST.2013.6651922","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 26

摘要

从符合LTE标准的无线信道质量的角度分析了射频集成电路对片上带内干扰的容忍度。片上干扰不可避免地从其他有源电路(如数字后端处理器)通过系统级集成的同一芯片中的硅衬底耦合传播。本文提出了一个射频集成电路的系统内诊断平台,该平台涉及到这些干扰对电路级响应和系统级通信性能指标的影响。系统级的通信质量数据,如EVM、BER和吞吐量,与硅芯片中不同形式和不同位置的干扰强度同时进行评估。干扰测量为射频集成电路输出端的带内信号与杂散功率比,射频集成电路附近的衬底电压波动幅度,并与基带数字集成电路消耗的功率电流量相关。射频集成电路的容忍度由维持规定通信性能的片上干扰的最大强度表示。诊断系统分为两部分,(i)系统级RF模拟器处理LTE格式的真实通信矢量的调制和解调,并支持与RF ic的硬件连接,以及(ii)芯片上干扰耦合到RF ic的硅模拟器。65nm CMOS芯片集成了片上任意噪声发生器、片上波形捕获和用于LTE接收器前端的RF IC,并演示了整个诊断过程。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
In-system diagnosis of RF ICs for tolerance against on-chip in-band interferers
The tolerance of RF ICs against on-chip in-band interferers is diagnosed from the viewpoints of the quality of wireless channels compliant with LTE standards. The on-chip interferers inevitably propagate from other active circuits like digital backend processors through silicon substrate coupling in the same die of system-level integration. An in-system diagnosis platform of RF ICs presented in this paper relates the impacts of such interferers on the circuit-level response and system-level communication performance metrics. The figures of communication quality at a system level, like EVM, BER and throughput are concurrently evaluated with the strengths of interferers in different forms and at different locations in a silicon chip. The interferers are measured as the in-band signal to spurious power ratio at the output of RF ICs, the magnitude of substrate voltage fluctuations at the proximity of RF ICs, and related with the amount of power current consumed by base-band digital ICs. The tolerance of RF ICs is represented by the maximum strength of on-chip interferers for sustaining prescribed communication performance. The diagnosis system is divided into two parts, (i) a system-level RF simulator handling modulation and demodulation of real communication vectors in LTE format and also enabling hardware connectivity with RF ICs, and (ii) a silicon emulator of on-chip interferers coupled to the RF ICs. A 65 nm CMOS chip incorporates an on-chip arbitrary noise generator, an on-chip waveform capture, and RF IC for LTE receiver front end, and demonstrates the entire diagnosis.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信