集成和外部驱动GaN增强模式晶体管性能的比较

Martijn Deckers , Simon Ravyts , Mauricio Dalla Vecchia , Urmimala Chatterjee , Johan Driesen
{"title":"集成和外部驱动GaN增强模式晶体管性能的比较","authors":"Martijn Deckers ,&nbsp;Simon Ravyts ,&nbsp;Mauricio Dalla Vecchia ,&nbsp;Urmimala Chatterjee ,&nbsp;Johan Driesen","doi":"10.1016/j.pedc.2022.100004","DOIUrl":null,"url":null,"abstract":"<div><p>GaN components allow to reduce power losses as the lower specific on-resistance and higher switching speeds reduce both the conduction and switching loss. However, parasitics in the gate loop cause ringing which endangers the component. To counteract these problems the switching speed is lowered renouncing part of the components superior performance. A possible way to avoid gate loop parasitics and make circuit design less challenging is integrating the driver in the same package with the GaN transistor. In this paper the performance of an integrated driver with enhancement mode GaN half-bridge that is monolithically integrated using IMEC GaN-on-SOI will be tested in a synchronous boost converter setup. Converter efficiency and switching waveforms will be reported together with a comparison to a GaN half-bridge with external drivers. The converter is tested at input voltages up to 50 V and powers up to 100 W. Package temperature measurements are included to estimate the influence of the temperature dependent on-resistance on the results. At the end of the paper, a sensitivity analysis is conducted to quantify the behaviour of the losses in function of different input parameters including a measurement at switching frequencies up to 1MHz.</p></div>","PeriodicalId":74483,"journal":{"name":"Power electronic devices and components","volume":"2 ","pages":"Article 100004"},"PeriodicalIF":0.0000,"publicationDate":"2022-06-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"https://www.sciencedirect.com/science/article/pii/S2772370422000013/pdfft?md5=61b101ffdc4a77fe382d6039913e7891&pid=1-s2.0-S2772370422000013-main.pdf","citationCount":"3","resultStr":"{\"title\":\"Comparison of GaN Enhancement Mode Transistor Performance With Integrated and External Driver\",\"authors\":\"Martijn Deckers ,&nbsp;Simon Ravyts ,&nbsp;Mauricio Dalla Vecchia ,&nbsp;Urmimala Chatterjee ,&nbsp;Johan Driesen\",\"doi\":\"10.1016/j.pedc.2022.100004\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"<div><p>GaN components allow to reduce power losses as the lower specific on-resistance and higher switching speeds reduce both the conduction and switching loss. However, parasitics in the gate loop cause ringing which endangers the component. To counteract these problems the switching speed is lowered renouncing part of the components superior performance. A possible way to avoid gate loop parasitics and make circuit design less challenging is integrating the driver in the same package with the GaN transistor. In this paper the performance of an integrated driver with enhancement mode GaN half-bridge that is monolithically integrated using IMEC GaN-on-SOI will be tested in a synchronous boost converter setup. Converter efficiency and switching waveforms will be reported together with a comparison to a GaN half-bridge with external drivers. The converter is tested at input voltages up to 50 V and powers up to 100 W. Package temperature measurements are included to estimate the influence of the temperature dependent on-resistance on the results. At the end of the paper, a sensitivity analysis is conducted to quantify the behaviour of the losses in function of different input parameters including a measurement at switching frequencies up to 1MHz.</p></div>\",\"PeriodicalId\":74483,\"journal\":{\"name\":\"Power electronic devices and components\",\"volume\":\"2 \",\"pages\":\"Article 100004\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2022-06-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"https://www.sciencedirect.com/science/article/pii/S2772370422000013/pdfft?md5=61b101ffdc4a77fe382d6039913e7891&pid=1-s2.0-S2772370422000013-main.pdf\",\"citationCount\":\"3\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Power electronic devices and components\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://www.sciencedirect.com/science/article/pii/S2772370422000013\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Power electronic devices and components","FirstCategoryId":"1085","ListUrlMain":"https://www.sciencedirect.com/science/article/pii/S2772370422000013","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 3

摘要

GaN元件允许降低功率损耗,因为较低的比导通电阻和较高的开关速度降低了传导和开关损耗。但是,门回路中的寄生会引起振铃,危及器件的安全。为了克服这些问题,降低了开关速度,放弃了部分元件的优越性能。避免门回路寄生并降低电路设计难度的一种可能方法是将驱动器与GaN晶体管集成在同一封装中。在本文中,采用IMEC GaN-on- soi单片集成的增强模式GaN半桥集成驱动器的性能将在同步升压转换器设置中进行测试。转换器的效率和开关波形将被报道,并与带有外部驱动器的GaN半桥进行比较。转换器在高达50 V的输入电压和高达100 W的功率下进行测试。封装温度测量包括估计温度依赖电阻对结果的影响。在本文的最后,进行了灵敏度分析,以量化不同输入参数的函数损耗行为,包括在高达1MHz的开关频率下的测量。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Comparison of GaN Enhancement Mode Transistor Performance With Integrated and External Driver

GaN components allow to reduce power losses as the lower specific on-resistance and higher switching speeds reduce both the conduction and switching loss. However, parasitics in the gate loop cause ringing which endangers the component. To counteract these problems the switching speed is lowered renouncing part of the components superior performance. A possible way to avoid gate loop parasitics and make circuit design less challenging is integrating the driver in the same package with the GaN transistor. In this paper the performance of an integrated driver with enhancement mode GaN half-bridge that is monolithically integrated using IMEC GaN-on-SOI will be tested in a synchronous boost converter setup. Converter efficiency and switching waveforms will be reported together with a comparison to a GaN half-bridge with external drivers. The converter is tested at input voltages up to 50 V and powers up to 100 W. Package temperature measurements are included to estimate the influence of the temperature dependent on-resistance on the results. At the end of the paper, a sensitivity analysis is conducted to quantify the behaviour of the losses in function of different input parameters including a measurement at switching frequencies up to 1MHz.

求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
Power electronic devices and components
Power electronic devices and components Hardware and Architecture, Electrical and Electronic Engineering, Atomic and Molecular Physics, and Optics, Safety, Risk, Reliability and Quality
CiteScore
2.00
自引率
0.00%
发文量
0
审稿时长
80 days
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信