并联芯片集成电流监测的6.5 kV/100A低电感SiC MOSFET功率模块

IF 1.9 4区 工程技术 Q3 ENGINEERING, ELECTRICAL & ELECTRONIC
Yihao Zhang, Kangqi An, Yi Li, Bowen Tian, Zelong Qu, Peng Sun, Bin Zhao, Yumeng Cai, Zhibin Zhao
{"title":"并联芯片集成电流监测的6.5 kV/100A低电感SiC MOSFET功率模块","authors":"Yihao Zhang,&nbsp;Kangqi An,&nbsp;Yi Li,&nbsp;Bowen Tian,&nbsp;Zelong Qu,&nbsp;Peng Sun,&nbsp;Bin Zhao,&nbsp;Yumeng Cai,&nbsp;Zhibin Zhao","doi":"10.1049/pel2.70116","DOIUrl":null,"url":null,"abstract":"<p>To monitor the operating status and fault behaviour of power modules, this paper proposes a 6.5 kV/100 A silicon carbide (SiC) MOSFET power module capable of monitoring the drain currents of parallel-connected chips. The design combines three key innovations: (1) A structure and integration method for a four-channel printed circuit board (PCB) Rogowski coil used in high-voltage SiC power modules is proposed, exhibiting excellent anti-interference; (2) To reduce both the total module parasitic inductance and package-induced inductance imbalance, a symmetrical layout with pin-type terminals was proposed. (3) A field control method for the 6.5 kV power module is proposed, based on adjusting ceramic thickness and copper layer spacing at the triple junction. The module was fabricated to validate the effectiveness of these innovations. Under 15 kV DC and 50 Hz square-wave voltage conditions, no repetitive partial discharge exceeding 10 pC or leakage current above 1 µA was observed. The power loop parasitic inductance was measured as approximately 14.94 nH using an impedance analyser. Finally, the static and dynamic characteristics of the module were validated through static parameter analysis and double-pulse testing. The integrated PCB Rogowski coils monitored the drain current through each chip during double-pulse tests, showing good agreement with measurements from the commercial high-bandwidth Pearson coil.</p>","PeriodicalId":56302,"journal":{"name":"IET Power Electronics","volume":"18 1","pages":""},"PeriodicalIF":1.9000,"publicationDate":"2025-10-10","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"https://ietresearch.onlinelibrary.wiley.com/doi/epdf/10.1049/pel2.70116","citationCount":"0","resultStr":"{\"title\":\"A 6.5 kV/100A Low-Inductance SiC MOSFET Power Module With Integrated Current Monitoring for Parallel Chips\",\"authors\":\"Yihao Zhang,&nbsp;Kangqi An,&nbsp;Yi Li,&nbsp;Bowen Tian,&nbsp;Zelong Qu,&nbsp;Peng Sun,&nbsp;Bin Zhao,&nbsp;Yumeng Cai,&nbsp;Zhibin Zhao\",\"doi\":\"10.1049/pel2.70116\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"<p>To monitor the operating status and fault behaviour of power modules, this paper proposes a 6.5 kV/100 A silicon carbide (SiC) MOSFET power module capable of monitoring the drain currents of parallel-connected chips. The design combines three key innovations: (1) A structure and integration method for a four-channel printed circuit board (PCB) Rogowski coil used in high-voltage SiC power modules is proposed, exhibiting excellent anti-interference; (2) To reduce both the total module parasitic inductance and package-induced inductance imbalance, a symmetrical layout with pin-type terminals was proposed. (3) A field control method for the 6.5 kV power module is proposed, based on adjusting ceramic thickness and copper layer spacing at the triple junction. The module was fabricated to validate the effectiveness of these innovations. Under 15 kV DC and 50 Hz square-wave voltage conditions, no repetitive partial discharge exceeding 10 pC or leakage current above 1 µA was observed. The power loop parasitic inductance was measured as approximately 14.94 nH using an impedance analyser. Finally, the static and dynamic characteristics of the module were validated through static parameter analysis and double-pulse testing. The integrated PCB Rogowski coils monitored the drain current through each chip during double-pulse tests, showing good agreement with measurements from the commercial high-bandwidth Pearson coil.</p>\",\"PeriodicalId\":56302,\"journal\":{\"name\":\"IET Power Electronics\",\"volume\":\"18 1\",\"pages\":\"\"},\"PeriodicalIF\":1.9000,\"publicationDate\":\"2025-10-10\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"https://ietresearch.onlinelibrary.wiley.com/doi/epdf/10.1049/pel2.70116\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"IET Power Electronics\",\"FirstCategoryId\":\"5\",\"ListUrlMain\":\"https://ietresearch.onlinelibrary.wiley.com/doi/10.1049/pel2.70116\",\"RegionNum\":4,\"RegionCategory\":\"工程技术\",\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"Q3\",\"JCRName\":\"ENGINEERING, ELECTRICAL & ELECTRONIC\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"IET Power Electronics","FirstCategoryId":"5","ListUrlMain":"https://ietresearch.onlinelibrary.wiley.com/doi/10.1049/pel2.70116","RegionNum":4,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q3","JCRName":"ENGINEERING, ELECTRICAL & ELECTRONIC","Score":null,"Total":0}
引用次数: 0

摘要

为了监测功率模块的工作状态和故障行为,本文提出了一种6.5 kV/100 a碳化硅(SiC) MOSFET功率模块,能够监测并联芯片的漏极电流。该设计结合了三个关键创新:(1)提出了一种用于高压SiC功率模块的四通道印刷电路板(PCB) Rogowski线圈的结构和集成方法,具有良好的抗干扰性;(2)为了降低模块总寄生电感和封装电感不平衡,提出了一种引脚型端子对称布局。(3)提出了一种基于调整三结处陶瓷厚度和铜层间距的6.5 kV功率模块现场控制方法。该模块的制作是为了验证这些创新的有效性。在15 kV直流和50 Hz方波电压条件下,没有观察到超过10 pC的重复局部放电和超过1µA的泄漏电流。利用阻抗分析仪测得功率回路寄生电感约为14.94 nH。最后,通过静态参数分析和双脉冲测试,验证了模块的静态和动态特性。集成的PCB Rogowski线圈在双脉冲测试期间监测通过每个芯片的漏极电流,与商用高带宽Pearson线圈的测量结果显示出良好的一致性。
本文章由计算机程序翻译,如有差异,请以英文原文为准。

A 6.5 kV/100A Low-Inductance SiC MOSFET Power Module With Integrated Current Monitoring for Parallel Chips

A 6.5 kV/100A Low-Inductance SiC MOSFET Power Module With Integrated Current Monitoring for Parallel Chips

To monitor the operating status and fault behaviour of power modules, this paper proposes a 6.5 kV/100 A silicon carbide (SiC) MOSFET power module capable of monitoring the drain currents of parallel-connected chips. The design combines three key innovations: (1) A structure and integration method for a four-channel printed circuit board (PCB) Rogowski coil used in high-voltage SiC power modules is proposed, exhibiting excellent anti-interference; (2) To reduce both the total module parasitic inductance and package-induced inductance imbalance, a symmetrical layout with pin-type terminals was proposed. (3) A field control method for the 6.5 kV power module is proposed, based on adjusting ceramic thickness and copper layer spacing at the triple junction. The module was fabricated to validate the effectiveness of these innovations. Under 15 kV DC and 50 Hz square-wave voltage conditions, no repetitive partial discharge exceeding 10 pC or leakage current above 1 µA was observed. The power loop parasitic inductance was measured as approximately 14.94 nH using an impedance analyser. Finally, the static and dynamic characteristics of the module were validated through static parameter analysis and double-pulse testing. The integrated PCB Rogowski coils monitored the drain current through each chip during double-pulse tests, showing good agreement with measurements from the commercial high-bandwidth Pearson coil.

求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
IET Power Electronics
IET Power Electronics ENGINEERING, ELECTRICAL & ELECTRONIC-
CiteScore
5.50
自引率
10.00%
发文量
195
审稿时长
5.1 months
期刊介绍: IET Power Electronics aims to attract original research papers, short communications, review articles and power electronics related educational studies. The scope covers applications and technologies in the field of power electronics with special focus on cost-effective, efficient, power dense, environmental friendly and robust solutions, which includes: Applications: Electric drives/generators, renewable energy, industrial and consumable applications (including lighting, welding, heating, sub-sea applications, drilling and others), medical and military apparatus, utility applications, transport and space application, energy harvesting, telecommunications, energy storage management systems, home appliances. Technologies: Circuits: all type of converter topologies for low and high power applications including but not limited to: inverter, rectifier, dc/dc converter, power supplies, UPS, ac/ac converter, resonant converter, high frequency converter, hybrid converter, multilevel converter, power factor correction circuits and other advanced topologies. Components and Materials: switching devices and their control, inductors, sensors, transformers, capacitors, resistors, thermal management, filters, fuses and protection elements and other novel low-cost efficient components/materials. Control: techniques for controlling, analysing, modelling and/or simulation of power electronics circuits and complete power electronics systems. Design/Manufacturing/Testing: new multi-domain modelling, assembling and packaging technologies, advanced testing techniques. Environmental Impact: Electromagnetic Interference (EMI) reduction techniques, Electromagnetic Compatibility (EMC), limiting acoustic noise and vibration, recycling techniques, use of non-rare material. Education: teaching methods, programme and course design, use of technology in power electronics teaching, virtual laboratory and e-learning and fields within the scope of interest. Special Issues. Current Call for papers: Harmonic Mitigation Techniques and Grid Robustness in Power Electronic-Based Power Systems - https://digital-library.theiet.org/files/IET_PEL_CFP_HMTGRPEPS.pdf
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信