具有可消除抖动的mash1.1调制器的理论和硬件级精度

IF 1.4 4区 工程技术 Q4 COMPUTER SCIENCE, HARDWARE & ARCHITECTURE
Gisela De La Fuente-Cortes, Rosalba Perdomo-Cosme, Maria M. Perez-Torres, Victor R. Gonzalez-Diaz
{"title":"具有可消除抖动的mash1.1调制器的理论和硬件级精度","authors":"Gisela De La Fuente-Cortes,&nbsp;Rosalba Perdomo-Cosme,&nbsp;Maria M. Perez-Torres,&nbsp;Victor R. Gonzalez-Diaz","doi":"10.1007/s10470-025-02445-6","DOIUrl":null,"url":null,"abstract":"<div><p>This manuscript explores Digital Delta-Sigma Modulators, commenting on the limitations of the eliminable dither in a Multi-stAge-noise-SHaping solution. The mathematical analysis in this work provides evidence, through a quantitative study, of the periodicity for eliminable dither and the Song and Park Multi-stAge-noise-SHaping modulators. The work presents the necessary considerations for the unexplored physical and digital synthesis implementation, commenting on the hardware limitations of the eliminable dither solution. The manuscript proposes a new dithering scheme with a feasible digital synthesis in a standard cell CMOS integrated circuit design. The solution uses an XOR-based signal feedback, extending the modulator’s periodicity with fourteen percent of additional hardware, representing a low-cost solution compared with similar systems.</p></div>","PeriodicalId":7827,"journal":{"name":"Analog Integrated Circuits and Signal Processing","volume":"124 2","pages":""},"PeriodicalIF":1.4000,"publicationDate":"2025-06-24","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"https://link.springer.com/content/pdf/10.1007/s10470-025-02445-6.pdf","citationCount":"0","resultStr":"{\"title\":\"Theoretical and hardware-level precising in MASH 1-1-1 modulators with eliminable dither\",\"authors\":\"Gisela De La Fuente-Cortes,&nbsp;Rosalba Perdomo-Cosme,&nbsp;Maria M. Perez-Torres,&nbsp;Victor R. Gonzalez-Diaz\",\"doi\":\"10.1007/s10470-025-02445-6\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"<div><p>This manuscript explores Digital Delta-Sigma Modulators, commenting on the limitations of the eliminable dither in a Multi-stAge-noise-SHaping solution. The mathematical analysis in this work provides evidence, through a quantitative study, of the periodicity for eliminable dither and the Song and Park Multi-stAge-noise-SHaping modulators. The work presents the necessary considerations for the unexplored physical and digital synthesis implementation, commenting on the hardware limitations of the eliminable dither solution. The manuscript proposes a new dithering scheme with a feasible digital synthesis in a standard cell CMOS integrated circuit design. The solution uses an XOR-based signal feedback, extending the modulator’s periodicity with fourteen percent of additional hardware, representing a low-cost solution compared with similar systems.</p></div>\",\"PeriodicalId\":7827,\"journal\":{\"name\":\"Analog Integrated Circuits and Signal Processing\",\"volume\":\"124 2\",\"pages\":\"\"},\"PeriodicalIF\":1.4000,\"publicationDate\":\"2025-06-24\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"https://link.springer.com/content/pdf/10.1007/s10470-025-02445-6.pdf\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Analog Integrated Circuits and Signal Processing\",\"FirstCategoryId\":\"5\",\"ListUrlMain\":\"https://link.springer.com/article/10.1007/s10470-025-02445-6\",\"RegionNum\":4,\"RegionCategory\":\"工程技术\",\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"Q4\",\"JCRName\":\"COMPUTER SCIENCE, HARDWARE & ARCHITECTURE\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Analog Integrated Circuits and Signal Processing","FirstCategoryId":"5","ListUrlMain":"https://link.springer.com/article/10.1007/s10470-025-02445-6","RegionNum":4,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q4","JCRName":"COMPUTER SCIENCE, HARDWARE & ARCHITECTURE","Score":null,"Total":0}
引用次数: 0

摘要

本文探讨了数字Delta-Sigma调制器,评论了多级噪声整形解决方案中可消除抖动的局限性。本工作中的数学分析通过定量研究,为可消除抖动和Song和Park多级噪声整形调制器的周期性提供了证据。该工作提出了未探索的物理和数字合成实现的必要考虑因素,评论了可消除抖动解决方案的硬件限制。本文提出了一种在标准单元CMOS集成电路设计中具有可行数字合成的新的抖动方案。该解决方案使用基于xor的信号反馈,增加了14%的硬件,延长了调制器的周期,与同类系统相比,这是一种低成本的解决方案。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Theoretical and hardware-level precising in MASH 1-1-1 modulators with eliminable dither

This manuscript explores Digital Delta-Sigma Modulators, commenting on the limitations of the eliminable dither in a Multi-stAge-noise-SHaping solution. The mathematical analysis in this work provides evidence, through a quantitative study, of the periodicity for eliminable dither and the Song and Park Multi-stAge-noise-SHaping modulators. The work presents the necessary considerations for the unexplored physical and digital synthesis implementation, commenting on the hardware limitations of the eliminable dither solution. The manuscript proposes a new dithering scheme with a feasible digital synthesis in a standard cell CMOS integrated circuit design. The solution uses an XOR-based signal feedback, extending the modulator’s periodicity with fourteen percent of additional hardware, representing a low-cost solution compared with similar systems.

求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
Analog Integrated Circuits and Signal Processing
Analog Integrated Circuits and Signal Processing 工程技术-工程:电子与电气
CiteScore
0.30
自引率
7.10%
发文量
141
审稿时长
7.3 months
期刊介绍: Analog Integrated Circuits and Signal Processing is an archival peer reviewed journal dedicated to the design and application of analog, radio frequency (RF), and mixed signal integrated circuits (ICs) as well as signal processing circuits and systems. It features both new research results and tutorial views and reflects the large volume of cutting-edge research activity in the worldwide field today. A partial list of topics includes analog and mixed signal interface circuits and systems; analog and RFIC design; data converters; active-RC, switched-capacitor, and continuous-time integrated filters; mixed analog/digital VLSI systems; wireless radio transceivers; clock and data recovery circuits; and high speed optoelectronic circuits and systems.
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信