探索线性稳压器和高速接收器的模拟VLSI架构：全面的单反和新兴创新

IF 1.4 4区工程技术 Q4 COMPUTER SCIENCE, HARDWARE & ARCHITECTURE

Analog Integrated Circuits and Signal Processing Pub Date : 2025-09-15 DOI:10.1007/s10470-025-02486-x

Suresh Nagula, Sreehari Rao Patri, Ekta Goel

{"title":"探索线性稳压器和高速接收器的模拟VLSI架构：全面的单反和新兴创新","authors":"Suresh Nagula, Sreehari Rao Patri, Ekta Goel","doi":"10.1007/s10470-025-02486-x","DOIUrl":null,"url":null,"abstract":"<div><p>This paper thoroughly examines the current research on analog VLSI designs, with an emphasis on linear regulators and high-speed receivers. The main goal is to examine and evaluate design methodologies that increase power supply rejection ratio (PSRR), optimize power consumption, and enhance bandwidth for high-speed receivers. The evaluation also emphasizes new advancements in digital-assisted analog designs and adaptive equalization methods that reduce signal distortion. Experimental findings illustrate the efficacy of the suggested frameworks in enhancing performance across diverse applications in communication and power control systems.</p></div>","PeriodicalId":7827,"journal":{"name":"Analog Integrated Circuits and Signal Processing","volume":"125 1","pages":""},"PeriodicalIF":1.4000,"publicationDate":"2025-09-15","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"https://link.springer.com/content/pdf/10.1007/s10470-025-02486-x.pdf","citationCount":"0","resultStr":"{\"title\":\"Exploring analog VLSI architectures for linear regulators and high-speed receivers: a comprehensive SLR and emerging innovations\",\"authors\":\"Suresh Nagula, Sreehari Rao Patri, Ekta Goel\",\"doi\":\"10.1007/s10470-025-02486-x\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"<div><p>This paper thoroughly examines the current research on analog VLSI designs, with an emphasis on linear regulators and high-speed receivers. The main goal is to examine and evaluate design methodologies that increase power supply rejection ratio (PSRR), optimize power consumption, and enhance bandwidth for high-speed receivers. The evaluation also emphasizes new advancements in digital-assisted analog designs and adaptive equalization methods that reduce signal distortion. Experimental findings illustrate the efficacy of the suggested frameworks in enhancing performance across diverse applications in communication and power control systems.</p></div>\",\"PeriodicalId\":7827,\"journal\":{\"name\":\"Analog Integrated Circuits and Signal Processing\",\"volume\":\"125 1\",\"pages\":\"\"},\"PeriodicalIF\":1.4000,\"publicationDate\":\"2025-09-15\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"https://link.springer.com/content/pdf/10.1007/s10470-025-02486-x.pdf\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Analog Integrated Circuits and Signal Processing\",\"FirstCategoryId\":\"5\",\"ListUrlMain\":\"https://link.springer.com/article/10.1007/s10470-025-02486-x\",\"RegionNum\":4,\"RegionCategory\":\"工程技术\",\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"Q4\",\"JCRName\":\"COMPUTER SCIENCE, HARDWARE & ARCHITECTURE\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Analog Integrated Circuits and Signal Processing","FirstCategoryId":"5","ListUrlMain":"https://link.springer.com/article/10.1007/s10470-025-02486-x","RegionNum":4,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q4","JCRName":"COMPUTER SCIENCE, HARDWARE & ARCHITECTURE","Score":null,"Total":0}

引用次数: 0

摘要

本文深入研究了模拟VLSI设计的当前研究，重点是线性稳压器和高速接收器。主要目标是研究和评估提高电源抑制比（PSRR）、优化功耗和增强高速接收器带宽的设计方法。评估还强调了数字辅助模拟设计和减少信号失真的自适应均衡方法的新进展。实验结果表明，所建议的框架在提高通信和电力控制系统中各种应用的性能方面是有效的。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

Exploring analog VLSI architectures for linear regulators and high-speed receivers: a comprehensive SLR and emerging innovations

This paper thoroughly examines the current research on analog VLSI designs, with an emphasis on linear regulators and high-speed receivers. The main goal is to examine and evaluate design methodologies that increase power supply rejection ratio (PSRR), optimize power consumption, and enhance bandwidth for high-speed receivers. The evaluation also emphasizes new advancements in digital-assisted analog designs and adaptive equalization methods that reduce signal distortion. Experimental findings illustrate the efficacy of the suggested frameworks in enhancing performance across diverse applications in communication and power control systems.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

Analog Integrated Circuits and Signal Processing 工程技术-工程：电子与电气

CiteScore

0.30

自引率

7.10%

发文量

141

审稿时长

7.3 months

期刊介绍： Analog Integrated Circuits and Signal Processing is an archival peer reviewed journal dedicated to the design and application of analog, radio frequency (RF), and mixed signal integrated circuits (ICs) as well as signal processing circuits and systems. It features both new research results and tutorial views and reflects the large volume of cutting-edge research activity in the worldwide field today. A partial list of topics includes analog and mixed signal interface circuits and systems; analog and RFIC design; data converters; active-RC, switched-capacitor, and continuous-time integrated filters; mixed analog/digital VLSI systems; wireless radio transceivers; clock and data recovery circuits; and high speed optoelectronic circuits and systems.