基于次采样电荷泵的双边缘ILPLL背景注入脉冲占空校正精度为0.05%

IF 0.8 4区工程技术 Q4 ENGINEERING, ELECTRICAL & ELECTRONIC

Electronics Letters Pub Date : 2025-09-14 DOI:10.1049/ell2.70428

Dong-Hyun Yoon, Tony Tae-Hyoung Kim, Kwang-Hyun Baek

{"title":"基于次采样电荷泵的双边缘ILPLL背景注入脉冲占空校正精度为0.05%","authors":"Dong-Hyun Yoon, Tony Tae-Hyoung Kim, Kwang-Hyun Baek","doi":"10.1049/ell2.70428","DOIUrl":null,"url":null,"abstract":"<p>This paper proposes a background duty-cycle corrections (DCC) scheme for a dual-edge injection locking phase-locked loop. Dual-edge injection enhances noise performance by effectively doubling the injection ratio. However, noise and spurs are highly sensitive to the duty cycle distortion. The proposed DCC scheme senses the duty-cycle conventional duty correction technique directly senses the duty of the injection pulse. The proposed DCC scheme is implemented in a 65 nm CMOS process and achieves a duty error correction accuracy of 0.05% under 3-sigma mismatch conditions.</p>","PeriodicalId":11556,"journal":{"name":"Electronics Letters","volume":"61 1","pages":""},"PeriodicalIF":0.8000,"publicationDate":"2025-09-14","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"https://ietresearch.onlinelibrary.wiley.com/doi/epdf/10.1049/ell2.70428","citationCount":"0","resultStr":"{\"title\":\"Background Injection-Pulse Duty Correction With 0.05% Accuracy for Dual-Edge ILPLL Using Sub-Sampling Charge Pump\",\"authors\":\"Dong-Hyun Yoon, Tony Tae-Hyoung Kim, Kwang-Hyun Baek\",\"doi\":\"10.1049/ell2.70428\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"<p>This paper proposes a background duty-cycle corrections (DCC) scheme for a dual-edge injection locking phase-locked loop. Dual-edge injection enhances noise performance by effectively doubling the injection ratio. However, noise and spurs are highly sensitive to the duty cycle distortion. The proposed DCC scheme senses the duty-cycle conventional duty correction technique directly senses the duty of the injection pulse. The proposed DCC scheme is implemented in a 65 nm CMOS process and achieves a duty error correction accuracy of 0.05% under 3-sigma mismatch conditions.</p>\",\"PeriodicalId\":11556,\"journal\":{\"name\":\"Electronics Letters\",\"volume\":\"61 1\",\"pages\":\"\"},\"PeriodicalIF\":0.8000,\"publicationDate\":\"2025-09-14\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"https://ietresearch.onlinelibrary.wiley.com/doi/epdf/10.1049/ell2.70428\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Electronics Letters\",\"FirstCategoryId\":\"5\",\"ListUrlMain\":\"https://ietresearch.onlinelibrary.wiley.com/doi/10.1049/ell2.70428\",\"RegionNum\":4,\"RegionCategory\":\"工程技术\",\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"Q4\",\"JCRName\":\"ENGINEERING, ELECTRICAL & ELECTRONIC\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Electronics Letters","FirstCategoryId":"5","ListUrlMain":"https://ietresearch.onlinelibrary.wiley.com/doi/10.1049/ell2.70428","RegionNum":4,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q4","JCRName":"ENGINEERING, ELECTRICAL & ELECTRONIC","Score":null,"Total":0}

引用次数: 0

摘要

提出了一种用于双边缘注入锁相环的背景占空比校正方案。通过有效地增加一倍的喷射比，双面喷射提高了噪声性能。然而，噪声和杂散对占空比失真非常敏感。所提出的DCC方案检测占空比，传统的占空比校正技术直接检测喷射脉冲的占空比。提出的DCC方案在65 nm CMOS工艺中实现，在3-sigma不匹配条件下，DCC方案的占空误差校正精度为0.05%。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

Background Injection-Pulse Duty Correction With 0.05% Accuracy for Dual-Edge ILPLL Using Sub-Sampling Charge Pump

查看原文本刊更多论文

Background Injection-Pulse Duty Correction With 0.05% Accuracy for Dual-Edge ILPLL Using Sub-Sampling Charge Pump

This paper proposes a background duty-cycle corrections (DCC) scheme for a dual-edge injection locking phase-locked loop. Dual-edge injection enhances noise performance by effectively doubling the injection ratio. However, noise and spurs are highly sensitive to the duty cycle distortion. The proposed DCC scheme senses the duty-cycle conventional duty correction technique directly senses the duty of the injection pulse. The proposed DCC scheme is implemented in a 65 nm CMOS process and achieves a duty error correction accuracy of 0.05% under 3-sigma mismatch conditions.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

Electronics Letters 工程技术-工程：电子与电气

CiteScore

2.70

自引率

0.00%

发文量

268

审稿时长

3.6 months

期刊介绍： Electronics Letters is an internationally renowned peer-reviewed rapid-communication journal that publishes short original research papers every two weeks. Its broad and interdisciplinary scope covers the latest developments in all electronic engineering related fields including communication, biomedical, optical and device technologies. Electronics Letters also provides further insight into some of the latest developments through special features and interviews. Scope As a journal at the forefront of its field, Electronics Letters publishes papers covering all themes of electronic and electrical engineering. The major themes of the journal are listed below. Antennas and Propagation Biomedical and Bioinspired Technologies, Signal Processing and Applications Control Engineering Electromagnetism: Theory, Materials and Devices Electronic Circuits and Systems Image, Video and Vision Processing and Applications Information, Computing and Communications Instrumentation and Measurement Microwave Technology Optical Communications Photonics and Opto-Electronics Power Electronics, Energy and Sustainability Radar, Sonar and Navigation Semiconductor Technology Signal Processing MIMO