Yoona Lee, Hanseok Kim, Jin-Seok Heo, Woo-Seok Choi
{"title":"高速adc接收机中基于dsp均衡器的误码率优化","authors":"Yoona Lee, Hanseok Kim, Jin-Seok Heo, Woo-Seok Choi","doi":"10.1049/ell2.70408","DOIUrl":null,"url":null,"abstract":"<p>As four-level pulse-amplitude-modulation (PAM-4) signal becomes widely adopted for high-speed wireline communication, robust equalization is crucial due to reduced eye-opening and increased sensitivity to channel loss, compared to PAM-2. Utilizing analog-to-digital converters and digital signal processing with a feed-forward equalizer (FFE) and a decision-feedback equalizer (DFE), conventional equalizer adaptation may result in suboptimal bit-error-rate (BER) performance. This letter introduces an improved training algorithm to obtain the optimal equalizer configuration (i.e., main tap position in FFE and the DFE tap coefficient). The experimental results demonstrate superior BER performance of the proposed algorithm compared to the conventional approaches.</p>","PeriodicalId":11556,"journal":{"name":"Electronics Letters","volume":"61 1","pages":""},"PeriodicalIF":0.8000,"publicationDate":"2025-09-08","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"https://ietresearch.onlinelibrary.wiley.com/doi/epdf/10.1049/ell2.70408","citationCount":"0","resultStr":"{\"title\":\"Optimizing BER Performance of DSP-Based Equalizer in High-Speed ADC-Based Receivers\",\"authors\":\"Yoona Lee, Hanseok Kim, Jin-Seok Heo, Woo-Seok Choi\",\"doi\":\"10.1049/ell2.70408\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"<p>As four-level pulse-amplitude-modulation (PAM-4) signal becomes widely adopted for high-speed wireline communication, robust equalization is crucial due to reduced eye-opening and increased sensitivity to channel loss, compared to PAM-2. Utilizing analog-to-digital converters and digital signal processing with a feed-forward equalizer (FFE) and a decision-feedback equalizer (DFE), conventional equalizer adaptation may result in suboptimal bit-error-rate (BER) performance. This letter introduces an improved training algorithm to obtain the optimal equalizer configuration (i.e., main tap position in FFE and the DFE tap coefficient). The experimental results demonstrate superior BER performance of the proposed algorithm compared to the conventional approaches.</p>\",\"PeriodicalId\":11556,\"journal\":{\"name\":\"Electronics Letters\",\"volume\":\"61 1\",\"pages\":\"\"},\"PeriodicalIF\":0.8000,\"publicationDate\":\"2025-09-08\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"https://ietresearch.onlinelibrary.wiley.com/doi/epdf/10.1049/ell2.70408\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Electronics Letters\",\"FirstCategoryId\":\"5\",\"ListUrlMain\":\"https://ietresearch.onlinelibrary.wiley.com/doi/10.1049/ell2.70408\",\"RegionNum\":4,\"RegionCategory\":\"工程技术\",\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"Q4\",\"JCRName\":\"ENGINEERING, ELECTRICAL & ELECTRONIC\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Electronics Letters","FirstCategoryId":"5","ListUrlMain":"https://ietresearch.onlinelibrary.wiley.com/doi/10.1049/ell2.70408","RegionNum":4,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q4","JCRName":"ENGINEERING, ELECTRICAL & ELECTRONIC","Score":null,"Total":0}
Optimizing BER Performance of DSP-Based Equalizer in High-Speed ADC-Based Receivers
As four-level pulse-amplitude-modulation (PAM-4) signal becomes widely adopted for high-speed wireline communication, robust equalization is crucial due to reduced eye-opening and increased sensitivity to channel loss, compared to PAM-2. Utilizing analog-to-digital converters and digital signal processing with a feed-forward equalizer (FFE) and a decision-feedback equalizer (DFE), conventional equalizer adaptation may result in suboptimal bit-error-rate (BER) performance. This letter introduces an improved training algorithm to obtain the optimal equalizer configuration (i.e., main tap position in FFE and the DFE tap coefficient). The experimental results demonstrate superior BER performance of the proposed algorithm compared to the conventional approaches.
期刊介绍：
Electronics Letters is an internationally renowned peer-reviewed rapid-communication journal that publishes short original research papers every two weeks. Its broad and interdisciplinary scope covers the latest developments in all electronic engineering related fields including communication, biomedical, optical and device technologies. Electronics Letters also provides further insight into some of the latest developments through special features and interviews.
Scope
As a journal at the forefront of its field, Electronics Letters publishes papers covering all themes of electronic and electrical engineering. The major themes of the journal are listed below.
Antennas and Propagation
Biomedical and Bioinspired Technologies, Signal Processing and Applications
Control Engineering
Electromagnetism: Theory, Materials and Devices
Electronic Circuits and Systems
Image, Video and Vision Processing and Applications
Information, Computing and Communications
Instrumentation and Measurement
Microwave Technology
Optical Communications
Photonics and Opto-Electronics
Power Electronics, Energy and Sustainability
Radar, Sonar and Navigation
Semiconductor Technology
Signal Processing
MIMO
求助内容：
应助结果提醒方式：
京公网安备 11010802042870号
