用于蓝牙/WLAN应用的2.54 GHz有源电感lc压控振荡器的设计

IF 2.5 3区 工程技术 Q3 COMPUTER SCIENCE, HARDWARE & ARCHITECTURE
Kusuma Neerugatti, Venugopal Pakala
{"title":"用于蓝牙/WLAN应用的2.54 GHz有源电感lc压控振荡器的设计","authors":"Kusuma Neerugatti,&nbsp;Venugopal Pakala","doi":"10.1016/j.vlsi.2025.102487","DOIUrl":null,"url":null,"abstract":"<div><div>The paper presents a 2.54 GHz Active Inductor-based LC-Voltage Controlled Oscillator (AI-based LC-VCO) design. The AI is constructed based on a single-ended common-source NMOS/PMOS cascade model that generates negative transconductance in the gyrator model. The proposed design is a combination of AI, NMOS cross-coupled pair, and fixed tail current biasing together that optimizes the Q-point to maintain output swing, reduces power consumption and lowers phase noise at a wide tuning range. The findings demonstrate the active VCOs post-layout performance with phase noise of −117.61 dBc/1 MHz offset, power of 0.122 mW, FTR of 102.20 %, and occupies a layout area of 0.09177 <span><math><mrow><mi>μ</mi><msup><mrow><mi>m</mi></mrow><mrow><mn>2</mn></mrow></msup></mrow></math></span> with tape-out. Also, advanced simulations under Monte-Carlo and PVT analysis at Military standards (Temp. <span><math><mrow><mo>°</mo><mi>C</mi></mrow></math></span>: −55, 27, 85) are performed using the Cadence UMC-180 nm process at a supply of 1.8 V. Ultimately, it finds a high FoM of −141.15 dBc/Hz compared to current AI-based LC-VCOs. Therefore, the work is suitable for designing sub-6 GHz Charge Pump-PLLs for modern 5G and 6G Bluetooth/WLAN applications.</div></div>","PeriodicalId":54973,"journal":{"name":"Integration-The Vlsi Journal","volume":"105 ","pages":"Article 102487"},"PeriodicalIF":2.5000,"publicationDate":"2025-07-30","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Design of 2.54 GHz active inductor-based LC-voltage controlled oscillator for bluetooth/WLAN applications\",\"authors\":\"Kusuma Neerugatti,&nbsp;Venugopal Pakala\",\"doi\":\"10.1016/j.vlsi.2025.102487\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"<div><div>The paper presents a 2.54 GHz Active Inductor-based LC-Voltage Controlled Oscillator (AI-based LC-VCO) design. The AI is constructed based on a single-ended common-source NMOS/PMOS cascade model that generates negative transconductance in the gyrator model. The proposed design is a combination of AI, NMOS cross-coupled pair, and fixed tail current biasing together that optimizes the Q-point to maintain output swing, reduces power consumption and lowers phase noise at a wide tuning range. The findings demonstrate the active VCOs post-layout performance with phase noise of −117.61 dBc/1 MHz offset, power of 0.122 mW, FTR of 102.20 %, and occupies a layout area of 0.09177 <span><math><mrow><mi>μ</mi><msup><mrow><mi>m</mi></mrow><mrow><mn>2</mn></mrow></msup></mrow></math></span> with tape-out. Also, advanced simulations under Monte-Carlo and PVT analysis at Military standards (Temp. <span><math><mrow><mo>°</mo><mi>C</mi></mrow></math></span>: −55, 27, 85) are performed using the Cadence UMC-180 nm process at a supply of 1.8 V. Ultimately, it finds a high FoM of −141.15 dBc/Hz compared to current AI-based LC-VCOs. Therefore, the work is suitable for designing sub-6 GHz Charge Pump-PLLs for modern 5G and 6G Bluetooth/WLAN applications.</div></div>\",\"PeriodicalId\":54973,\"journal\":{\"name\":\"Integration-The Vlsi Journal\",\"volume\":\"105 \",\"pages\":\"Article 102487\"},\"PeriodicalIF\":2.5000,\"publicationDate\":\"2025-07-30\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Integration-The Vlsi Journal\",\"FirstCategoryId\":\"5\",\"ListUrlMain\":\"https://www.sciencedirect.com/science/article/pii/S0167926025001440\",\"RegionNum\":3,\"RegionCategory\":\"工程技术\",\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"Q3\",\"JCRName\":\"COMPUTER SCIENCE, HARDWARE & ARCHITECTURE\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Integration-The Vlsi Journal","FirstCategoryId":"5","ListUrlMain":"https://www.sciencedirect.com/science/article/pii/S0167926025001440","RegionNum":3,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q3","JCRName":"COMPUTER SCIENCE, HARDWARE & ARCHITECTURE","Score":null,"Total":0}
引用次数: 0

摘要

本文提出了一种基于2.54 GHz有源电感的LC-VCO (AI-based LC-VCO)设计。该AI基于单端共源NMOS/PMOS级联模型构建,该模型在旋转器模型中产生负跨导。该设计将AI、NMOS交叉耦合对和固定尾电流偏置结合在一起,优化q点以保持输出摆幅,降低功耗,并在宽调谐范围内降低相位噪声。研究结果表明,有源vco布局后的相位噪声为- 117.61 dBc/1 MHz偏置,功率为0.122 mW, FTR为102.20%,带出时占用的布局面积为0.09177 μm2。此外,采用Cadence UMC-180 nm工艺,在1.8 V电源下进行了蒙特卡罗和军用标准(温度:- 55、27、85)下的PVT分析的高级模拟。最终,与当前基于ai的lc - vco相比,它发现了−141.15 dBc/Hz的高FoM。因此,该工作适用于为现代5G和6G蓝牙/WLAN应用设计低于6 GHz的电荷泵锁相环。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Design of 2.54 GHz active inductor-based LC-voltage controlled oscillator for bluetooth/WLAN applications
The paper presents a 2.54 GHz Active Inductor-based LC-Voltage Controlled Oscillator (AI-based LC-VCO) design. The AI is constructed based on a single-ended common-source NMOS/PMOS cascade model that generates negative transconductance in the gyrator model. The proposed design is a combination of AI, NMOS cross-coupled pair, and fixed tail current biasing together that optimizes the Q-point to maintain output swing, reduces power consumption and lowers phase noise at a wide tuning range. The findings demonstrate the active VCOs post-layout performance with phase noise of −117.61 dBc/1 MHz offset, power of 0.122 mW, FTR of 102.20 %, and occupies a layout area of 0.09177 μm2 with tape-out. Also, advanced simulations under Monte-Carlo and PVT analysis at Military standards (Temp. °C: −55, 27, 85) are performed using the Cadence UMC-180 nm process at a supply of 1.8 V. Ultimately, it finds a high FoM of −141.15 dBc/Hz compared to current AI-based LC-VCOs. Therefore, the work is suitable for designing sub-6 GHz Charge Pump-PLLs for modern 5G and 6G Bluetooth/WLAN applications.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
Integration-The Vlsi Journal
Integration-The Vlsi Journal 工程技术-工程:电子与电气
CiteScore
3.80
自引率
5.30%
发文量
107
审稿时长
6 months
期刊介绍: Integration''s aim is to cover every aspect of the VLSI area, with an emphasis on cross-fertilization between various fields of science, and the design, verification, test and applications of integrated circuits and systems, as well as closely related topics in process and device technologies. Individual issues will feature peer-reviewed tutorials and articles as well as reviews of recent publications. The intended coverage of the journal can be assessed by examining the following (non-exclusive) list of topics: Specification methods and languages; Analog/Digital Integrated Circuits and Systems; VLSI architectures; Algorithms, methods and tools for modeling, simulation, synthesis and verification of integrated circuits and systems of any complexity; Embedded systems; High-level synthesis for VLSI systems; Logic synthesis and finite automata; Testing, design-for-test and test generation algorithms; Physical design; Formal verification; Algorithms implemented in VLSI systems; Systems engineering; Heterogeneous systems.
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信