具有2.93 μJ/周能量效率和0.068%周期抖动的180nm CMOS双斜率增强弛豫振荡器

IF 5.2 1区 工程技术 Q1 ENGINEERING, ELECTRICAL & ELECTRONIC
Yongjuan Shi;Xun Liu;Chen Hu;Xiyuan Tang;Junmin Jiang
{"title":"具有2.93 μJ/周能量效率和0.068%周期抖动的180nm CMOS双斜率增强弛豫振荡器","authors":"Yongjuan Shi;Xun Liu;Chen Hu;Xiyuan Tang;Junmin Jiang","doi":"10.1109/TCSI.2025.3557560","DOIUrl":null,"url":null,"abstract":"This paper presents a 2MHz relaxation oscillator designed for ultra-low power internet-of-things (IoT) applications. Dynamic comparator with dual slope booster (DSB) is utilized to decrease the output jitter of oscillating frequency. A feedback loop with cascaded floating inverter amplifier (FIA) is adopted such that 1) the requirement of comparator speed is significantly alleviated and 2) the power consumption of the amplifier is further reduced. The proposed relaxation oscillator was fabricated in a 180nm CMOS process and occupies only 0.1mm<sup>2</sup> active area. The measurement results with 8 samples show that the average power consumption is <inline-formula> <tex-math>$2.93\\mu $ </tex-math></inline-formula>J/cycle (<inline-formula> <tex-math>$\\mu $ </tex-math></inline-formula>W/MHz) at 1V supply voltage at room temperature. The average standard variation of the period jitter is 345ps, which is 0.068% of 500ns typical oscillation period (<inline-formula> <tex-math>$T_{\\mathrm {OSC}}$ </tex-math></inline-formula>). The measured temperature coefficient is 128ppm/°C within the 0 to 90°C range, and the voltage variation is 0.74%/0.1V from 0.95V to 1.15V. It scores a high phase noise figure-of-merit of 148dBc/Hz at 10kHz offset frequency.","PeriodicalId":13039,"journal":{"name":"IEEE Transactions on Circuits and Systems I: Regular Papers","volume":"72 6","pages":"2520-2528"},"PeriodicalIF":5.2000,"publicationDate":"2025-04-14","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"A Dual Slope Boosted Relaxation Oscillator With 2.93 μJ/Cycle Energy Efficiency and 0.068% Period Jitter in 180 nm CMOS\",\"authors\":\"Yongjuan Shi;Xun Liu;Chen Hu;Xiyuan Tang;Junmin Jiang\",\"doi\":\"10.1109/TCSI.2025.3557560\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper presents a 2MHz relaxation oscillator designed for ultra-low power internet-of-things (IoT) applications. Dynamic comparator with dual slope booster (DSB) is utilized to decrease the output jitter of oscillating frequency. A feedback loop with cascaded floating inverter amplifier (FIA) is adopted such that 1) the requirement of comparator speed is significantly alleviated and 2) the power consumption of the amplifier is further reduced. The proposed relaxation oscillator was fabricated in a 180nm CMOS process and occupies only 0.1mm<sup>2</sup> active area. The measurement results with 8 samples show that the average power consumption is <inline-formula> <tex-math>$2.93\\\\mu $ </tex-math></inline-formula>J/cycle (<inline-formula> <tex-math>$\\\\mu $ </tex-math></inline-formula>W/MHz) at 1V supply voltage at room temperature. The average standard variation of the period jitter is 345ps, which is 0.068% of 500ns typical oscillation period (<inline-formula> <tex-math>$T_{\\\\mathrm {OSC}}$ </tex-math></inline-formula>). The measured temperature coefficient is 128ppm/°C within the 0 to 90°C range, and the voltage variation is 0.74%/0.1V from 0.95V to 1.15V. It scores a high phase noise figure-of-merit of 148dBc/Hz at 10kHz offset frequency.\",\"PeriodicalId\":13039,\"journal\":{\"name\":\"IEEE Transactions on Circuits and Systems I: Regular Papers\",\"volume\":\"72 6\",\"pages\":\"2520-2528\"},\"PeriodicalIF\":5.2000,\"publicationDate\":\"2025-04-14\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"IEEE Transactions on Circuits and Systems I: Regular Papers\",\"FirstCategoryId\":\"5\",\"ListUrlMain\":\"https://ieeexplore.ieee.org/document/10964432/\",\"RegionNum\":1,\"RegionCategory\":\"工程技术\",\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"Q1\",\"JCRName\":\"ENGINEERING, ELECTRICAL & ELECTRONIC\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE Transactions on Circuits and Systems I: Regular Papers","FirstCategoryId":"5","ListUrlMain":"https://ieeexplore.ieee.org/document/10964432/","RegionNum":1,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q1","JCRName":"ENGINEERING, ELECTRICAL & ELECTRONIC","Score":null,"Total":0}
引用次数: 0

摘要

本文提出了一种用于超低功耗物联网(IoT)应用的2MHz弛豫振荡器。采用双斜率升压的动态比较器(DSB)减小了输出振荡频率的抖动。采用级联浮动逆变器放大器(FIA)反馈回路,1)显著降低了对比较器速度的要求,2)进一步降低了放大器的功耗。本文提出的弛豫振荡器采用180nm CMOS工艺制作,其有效面积仅为0.1mm2。8个样品的测量结果表明,在室温下,在1V电源电压下,平均功耗为$2.93\mu $ J/周期($\mu $ W/MHz)。周期抖动的平均标准变化为345ps,为500ns典型振荡周期($T_{\ mathm {OSC}}$)的0.068%。测得的温度系数在0 ~ 90℃范围内为128ppm/°C,电压在0.95V ~ 1.15V范围内变化0.74%/0.1V。它在10kHz偏置频率下具有148dBc/Hz的高相位噪声优值。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
A Dual Slope Boosted Relaxation Oscillator With 2.93 μJ/Cycle Energy Efficiency and 0.068% Period Jitter in 180 nm CMOS
This paper presents a 2MHz relaxation oscillator designed for ultra-low power internet-of-things (IoT) applications. Dynamic comparator with dual slope booster (DSB) is utilized to decrease the output jitter of oscillating frequency. A feedback loop with cascaded floating inverter amplifier (FIA) is adopted such that 1) the requirement of comparator speed is significantly alleviated and 2) the power consumption of the amplifier is further reduced. The proposed relaxation oscillator was fabricated in a 180nm CMOS process and occupies only 0.1mm2 active area. The measurement results with 8 samples show that the average power consumption is $2.93\mu $ J/cycle ( $\mu $ W/MHz) at 1V supply voltage at room temperature. The average standard variation of the period jitter is 345ps, which is 0.068% of 500ns typical oscillation period ( $T_{\mathrm {OSC}}$ ). The measured temperature coefficient is 128ppm/°C within the 0 to 90°C range, and the voltage variation is 0.74%/0.1V from 0.95V to 1.15V. It scores a high phase noise figure-of-merit of 148dBc/Hz at 10kHz offset frequency.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
IEEE Transactions on Circuits and Systems I: Regular Papers
IEEE Transactions on Circuits and Systems I: Regular Papers 工程技术-工程:电子与电气
CiteScore
9.80
自引率
11.80%
发文量
441
审稿时长
2 months
期刊介绍: TCAS I publishes regular papers in the field specified by the theory, analysis, design, and practical implementations of circuits, and the application of circuit techniques to systems and to signal processing. Included is the whole spectrum from basic scientific theory to industrial applications. The field of interest covered includes: - Circuits: Analog, Digital and Mixed Signal Circuits and Systems - Nonlinear Circuits and Systems, Integrated Sensors, MEMS and Systems on Chip, Nanoscale Circuits and Systems, Optoelectronic - Circuits and Systems, Power Electronics and Systems - Software for Analog-and-Logic Circuits and Systems - Control aspects of Circuits and Systems.
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信