一种紧凑型多相二分CMOS分频器

0 ENGINEERING, ELECTRICAL & ELECTRONIC
Yue-Fang Kuo;Shih-Hung Lin;Bo-Yi Chen;Liang-Chen Liu
{"title":"一种紧凑型多相二分CMOS分频器","authors":"Yue-Fang Kuo;Shih-Hung Lin;Bo-Yi Chen;Liang-Chen Liu","doi":"10.1109/LMWT.2025.3528863","DOIUrl":null,"url":null,"abstract":"In this article, a simple and compact eight-phase divide-by-2 frequency divider (FD) is presented and fabricated using the Taiwan Semiconductor Manufacturing Company (TSMC) 180-nm CMOS technology. The proposed divider adopted on a dual clock topology, and the alternating cross connections can effectively generate eight-phase outputs with low power consumption and few transistor counts. The proposed FD achieved a 173.3% frequency tuning range from 100 MHz to 1.4 GHz while dissipating 2.34 mW from a 1.8-V supply. The active chip size of the proposed FD core only occupies <inline-formula> <tex-math>$91.7\\times 52.9~\\mu $ </tex-math></inline-formula>m2.","PeriodicalId":73297,"journal":{"name":"IEEE microwave and wireless technology letters","volume":"35 5","pages":"617-620"},"PeriodicalIF":0.0000,"publicationDate":"2025-01-24","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"A Compact Multiphase Divide-by-Two CMOS Frequency Divider\",\"authors\":\"Yue-Fang Kuo;Shih-Hung Lin;Bo-Yi Chen;Liang-Chen Liu\",\"doi\":\"10.1109/LMWT.2025.3528863\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In this article, a simple and compact eight-phase divide-by-2 frequency divider (FD) is presented and fabricated using the Taiwan Semiconductor Manufacturing Company (TSMC) 180-nm CMOS technology. The proposed divider adopted on a dual clock topology, and the alternating cross connections can effectively generate eight-phase outputs with low power consumption and few transistor counts. The proposed FD achieved a 173.3% frequency tuning range from 100 MHz to 1.4 GHz while dissipating 2.34 mW from a 1.8-V supply. The active chip size of the proposed FD core only occupies <inline-formula> <tex-math>$91.7\\\\times 52.9~\\\\mu $ </tex-math></inline-formula>m2.\",\"PeriodicalId\":73297,\"journal\":{\"name\":\"IEEE microwave and wireless technology letters\",\"volume\":\"35 5\",\"pages\":\"617-620\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2025-01-24\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"IEEE microwave and wireless technology letters\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://ieeexplore.ieee.org/document/10852539/\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"0\",\"JCRName\":\"ENGINEERING, ELECTRICAL & ELECTRONIC\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE microwave and wireless technology letters","FirstCategoryId":"1085","ListUrlMain":"https://ieeexplore.ieee.org/document/10852539/","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"0","JCRName":"ENGINEERING, ELECTRICAL & ELECTRONIC","Score":null,"Total":0}
引用次数: 0

摘要

本文采用台积电(TSMC)的180纳米CMOS技术,提出并制造了一种简单紧凑的八相除以2分频器(FD)。该分频器采用双时钟拓扑结构,采用交变交叉连接,可以有效地产生八相输出,功耗低,晶体管数少。提出的FD在100 MHz至1.4 GHz范围内实现了173.3%的频率调谐,同时从1.8 v电源消耗2.34 mW。所提出的FD核心的有效芯片尺寸仅占$91.7\ × 52.9~\mu $ m2。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
A Compact Multiphase Divide-by-Two CMOS Frequency Divider
In this article, a simple and compact eight-phase divide-by-2 frequency divider (FD) is presented and fabricated using the Taiwan Semiconductor Manufacturing Company (TSMC) 180-nm CMOS technology. The proposed divider adopted on a dual clock topology, and the alternating cross connections can effectively generate eight-phase outputs with low power consumption and few transistor counts. The proposed FD achieved a 173.3% frequency tuning range from 100 MHz to 1.4 GHz while dissipating 2.34 mW from a 1.8-V supply. The active chip size of the proposed FD core only occupies $91.7\times 52.9~\mu $ m2.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
CiteScore
6.00
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信