收缩阵列加速器性能和能效优化的混合放大和缩小方法。

IF 3 3区 工程技术 Q2 CHEMISTRY, ANALYTICAL
Micromachines Pub Date : 2025-03-14 DOI:10.3390/mi16030336
Hao Sun, Junzhong Shen, Changwu Zhang, Hengzhu Liu
{"title":"收缩阵列加速器性能和能效优化的混合放大和缩小方法。","authors":"Hao Sun, Junzhong Shen, Changwu Zhang, Hengzhu Liu","doi":"10.3390/mi16030336","DOIUrl":null,"url":null,"abstract":"<p><p>The rapid development of deep neural networks (DNNs), such as convolutional neural networks and transformer-based large language models, has significantly advanced AI applications. However, these advances have introduced substantial computational and data demands, presenting challenges for the development of systolic array accelerators, which excel in tensor operations. Systolic array accelerators are typically developed using two approaches: scale-up, which increases the size of a single array, and scale-out, which involves multiple parallel arrays of fixed size. Scale-up achieves high performance in large-scale matrix multiplications, while scale-out offers better energy efficiency for lower-dimensional matrix multiplications. However, neither approach can simultaneously maintain both high performance and high energy efficiency across the full spectrum of DNN tasks. In this work, we propose a hybrid approach that integrates scale-up and scale-out techniques. We use mapping space exploration in a multi-tenant application environment to assign DNN operations to specific systolic array modules, thereby optimizing performance and energy efficiency. Experiments show that our proposed hybrid systolic array accelerator reduces energy consumption by up to 8% on average and improves throughput by up to 57% on average, compared to TPUv3 across various DNN models.</p>","PeriodicalId":18508,"journal":{"name":"Micromachines","volume":"16 3","pages":""},"PeriodicalIF":3.0000,"publicationDate":"2025-03-14","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"https://www.ncbi.nlm.nih.gov/pmc/articles/PMC11944597/pdf/","citationCount":"0","resultStr":"{\"title\":\"A Hybrid Scale-Up and Scale-Out Approach for Performance and Energy Efficiency Optimization in Systolic Array Accelerators.\",\"authors\":\"Hao Sun, Junzhong Shen, Changwu Zhang, Hengzhu Liu\",\"doi\":\"10.3390/mi16030336\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"<p><p>The rapid development of deep neural networks (DNNs), such as convolutional neural networks and transformer-based large language models, has significantly advanced AI applications. However, these advances have introduced substantial computational and data demands, presenting challenges for the development of systolic array accelerators, which excel in tensor operations. Systolic array accelerators are typically developed using two approaches: scale-up, which increases the size of a single array, and scale-out, which involves multiple parallel arrays of fixed size. Scale-up achieves high performance in large-scale matrix multiplications, while scale-out offers better energy efficiency for lower-dimensional matrix multiplications. However, neither approach can simultaneously maintain both high performance and high energy efficiency across the full spectrum of DNN tasks. In this work, we propose a hybrid approach that integrates scale-up and scale-out techniques. We use mapping space exploration in a multi-tenant application environment to assign DNN operations to specific systolic array modules, thereby optimizing performance and energy efficiency. Experiments show that our proposed hybrid systolic array accelerator reduces energy consumption by up to 8% on average and improves throughput by up to 57% on average, compared to TPUv3 across various DNN models.</p>\",\"PeriodicalId\":18508,\"journal\":{\"name\":\"Micromachines\",\"volume\":\"16 3\",\"pages\":\"\"},\"PeriodicalIF\":3.0000,\"publicationDate\":\"2025-03-14\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"https://www.ncbi.nlm.nih.gov/pmc/articles/PMC11944597/pdf/\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Micromachines\",\"FirstCategoryId\":\"5\",\"ListUrlMain\":\"https://doi.org/10.3390/mi16030336\",\"RegionNum\":3,\"RegionCategory\":\"工程技术\",\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"Q2\",\"JCRName\":\"CHEMISTRY, ANALYTICAL\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Micromachines","FirstCategoryId":"5","ListUrlMain":"https://doi.org/10.3390/mi16030336","RegionNum":3,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q2","JCRName":"CHEMISTRY, ANALYTICAL","Score":null,"Total":0}
引用次数: 0

摘要

深度神经网络(dnn)的快速发展,如卷积神经网络和基于变压器的大型语言模型,极大地推动了人工智能的应用。然而,这些进步带来了大量的计算和数据需求,为收缩阵列加速器的发展提出了挑战,收缩阵列加速器擅长张量运算。收缩阵列加速器通常使用两种方法开发:按比例放大,增加单个阵列的大小;按比例缩小,涉及多个固定大小的并行阵列。按比例放大可以实现大规模矩阵乘法的高性能,而按比例缩小可以为低维矩阵乘法提供更好的能量效率。然而,这两种方法都不能同时在深度神经网络的全谱任务中保持高性能和高能效。在这项工作中,我们提出了一种混合方法,集成了按比例扩大和按比例扩大技术。我们在多租户应用环境中使用映射空间探索,将DNN操作分配给特定的收缩阵列模块,从而优化性能和能源效率。实验表明,与各种DNN模型的TPUv3相比,我们提出的混合收缩阵列加速器平均可降低高达8%的能耗,平均可提高高达57%的吞吐量。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
A Hybrid Scale-Up and Scale-Out Approach for Performance and Energy Efficiency Optimization in Systolic Array Accelerators.

The rapid development of deep neural networks (DNNs), such as convolutional neural networks and transformer-based large language models, has significantly advanced AI applications. However, these advances have introduced substantial computational and data demands, presenting challenges for the development of systolic array accelerators, which excel in tensor operations. Systolic array accelerators are typically developed using two approaches: scale-up, which increases the size of a single array, and scale-out, which involves multiple parallel arrays of fixed size. Scale-up achieves high performance in large-scale matrix multiplications, while scale-out offers better energy efficiency for lower-dimensional matrix multiplications. However, neither approach can simultaneously maintain both high performance and high energy efficiency across the full spectrum of DNN tasks. In this work, we propose a hybrid approach that integrates scale-up and scale-out techniques. We use mapping space exploration in a multi-tenant application environment to assign DNN operations to specific systolic array modules, thereby optimizing performance and energy efficiency. Experiments show that our proposed hybrid systolic array accelerator reduces energy consumption by up to 8% on average and improves throughput by up to 57% on average, compared to TPUv3 across various DNN models.

求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
Micromachines
Micromachines NANOSCIENCE & NANOTECHNOLOGY-INSTRUMENTS & INSTRUMENTATION
CiteScore
5.20
自引率
14.70%
发文量
1862
审稿时长
16.31 days
期刊介绍: Micromachines (ISSN 2072-666X) is an international, peer-reviewed open access journal which provides an advanced forum for studies related to micro-scaled machines and micromachinery. It publishes reviews, regular research papers and short communications. Our aim is to encourage scientists to publish their experimental and theoretical results in as much detail as possible. There is no restriction on the length of the papers. The full experimental details must be provided so that the results can be reproduced.
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信