Hocheon Yoo;Ryoma Hayakawa;Yutaka Wakayama;Chang-Hyun Kim
{"title":"新兴异质结晶体管的仿真与建模:走向合理设计与优化","authors":"Hocheon Yoo;Ryoma Hayakawa;Yutaka Wakayama;Chang-Hyun Kim","doi":"10.1109/JFLEX.2024.3437369","DOIUrl":null,"url":null,"abstract":"This review summarizes the recent progress in the simulation and modeling of two important types of thin-film heterojunction transistors. Both structures functionally rely on the formation of a lateral p-n junction inside a single source-to-drain channel. However, different extents of vertical overlap between the p- and n-type semiconductor films produce unique switching characteristics of the respective systems. Experimental evidences behind recent theoretical models and the predictive capabilities of these models are illustrated with published examples. Simulation results of multivalued logic (MVL) circuits built with these heterojunction transistors are also discussed to emphasize practical aspects of device modeling for circuit- and system-level optimization.","PeriodicalId":100623,"journal":{"name":"IEEE Journal on Flexible Electronics","volume":"3 11","pages":"492-501"},"PeriodicalIF":0.0000,"publicationDate":"2024-08-02","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Simulation and Modeling of Emerging Heterojunction Transistors: Toward Rational Design and Optimization\",\"authors\":\"Hocheon Yoo;Ryoma Hayakawa;Yutaka Wakayama;Chang-Hyun Kim\",\"doi\":\"10.1109/JFLEX.2024.3437369\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This review summarizes the recent progress in the simulation and modeling of two important types of thin-film heterojunction transistors. Both structures functionally rely on the formation of a lateral p-n junction inside a single source-to-drain channel. However, different extents of vertical overlap between the p- and n-type semiconductor films produce unique switching characteristics of the respective systems. Experimental evidences behind recent theoretical models and the predictive capabilities of these models are illustrated with published examples. Simulation results of multivalued logic (MVL) circuits built with these heterojunction transistors are also discussed to emphasize practical aspects of device modeling for circuit- and system-level optimization.\",\"PeriodicalId\":100623,\"journal\":{\"name\":\"IEEE Journal on Flexible Electronics\",\"volume\":\"3 11\",\"pages\":\"492-501\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2024-08-02\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"IEEE Journal on Flexible Electronics\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://ieeexplore.ieee.org/document/10620686/\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE Journal on Flexible Electronics","FirstCategoryId":"1085","ListUrlMain":"https://ieeexplore.ieee.org/document/10620686/","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Simulation and Modeling of Emerging Heterojunction Transistors: Toward Rational Design and Optimization
This review summarizes the recent progress in the simulation and modeling of two important types of thin-film heterojunction transistors. Both structures functionally rely on the formation of a lateral p-n junction inside a single source-to-drain channel. However, different extents of vertical overlap between the p- and n-type semiconductor films produce unique switching characteristics of the respective systems. Experimental evidences behind recent theoretical models and the predictive capabilities of these models are illustrated with published examples. Simulation results of multivalued logic (MVL) circuits built with these heterojunction transistors are also discussed to emphasize practical aspects of device modeling for circuit- and system-level optimization.