穆勒C元的研究与改进

IF 0.7 4区工程技术 Q4 ENGINEERING, ELECTRICAL & ELECTRONIC

Electronics Letters Pub Date : 2025-02-19 DOI:10.1049/ell2.70184

Zhizhi Chen, Qian Wang, Houpeng Chen, Xi Li, Xiaogang Chen, Sannian Song, Zhitang Song

{"title":"穆勒C元的研究与改进","authors":"Zhizhi Chen, Qian Wang, Houpeng Chen, Xi Li, Xiaogang Chen, Sannian Song, Zhitang Song","doi":"10.1049/ell2.70184","DOIUrl":null,"url":null,"abstract":"The basic structure of conventional Muller C element is studied and the output errors caused by node parasitic capacitors are analysed in this letter. In order to avoid such errors, an improved C element with two inverted ratio MOS transistors added is proposed to control high resistance nodes of the circuit. To reduce the power consumption of C element, two resistors are added. The proposed C element has been designed in 28 nm CMOS process and 2.5 V devices are adopted. The simulation results show that proposed C element avoids such errors and the size of the layout is 67.33 µm2.","PeriodicalId":11556,"journal":{"name":"Electronics Letters","volume":"61 1","pages":""},"PeriodicalIF":0.7000,"publicationDate":"2025-02-19","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"https://onlinelibrary.wiley.com/doi/epdf/10.1049/ell2.70184","citationCount":"0","resultStr":"{\"title\":\"Research and Improvement of Muller C Element\",\"authors\":\"Zhizhi Chen, Qian Wang, Houpeng Chen, Xi Li, Xiaogang Chen, Sannian Song, Zhitang Song\",\"doi\":\"10.1049/ell2.70184\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The basic structure of conventional Muller C element is studied and the output errors caused by node parasitic capacitors are analysed in this letter. In order to avoid such errors, an improved C element with two inverted ratio MOS transistors added is proposed to control high resistance nodes of the circuit. To reduce the power consumption of C element, two resistors are added. The proposed C element has been designed in 28 nm CMOS process and 2.5 V devices are adopted. The simulation results show that proposed C element avoids such errors and the size of the layout is 67.33 µm2.\",\"PeriodicalId\":11556,\"journal\":{\"name\":\"Electronics Letters\",\"volume\":\"61 1\",\"pages\":\"\"},\"PeriodicalIF\":0.7000,\"publicationDate\":\"2025-02-19\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"https://onlinelibrary.wiley.com/doi/epdf/10.1049/ell2.70184\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Electronics Letters\",\"FirstCategoryId\":\"5\",\"ListUrlMain\":\"https://onlinelibrary.wiley.com/doi/10.1049/ell2.70184\",\"RegionNum\":4,\"RegionCategory\":\"工程技术\",\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"Q4\",\"JCRName\":\"ENGINEERING, ELECTRICAL & ELECTRONIC\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Electronics Letters","FirstCategoryId":"5","ListUrlMain":"https://onlinelibrary.wiley.com/doi/10.1049/ell2.70184","RegionNum":4,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q4","JCRName":"ENGINEERING, ELECTRICAL & ELECTRONIC","Score":null,"Total":0}

引用次数: 0

摘要

本文研究了传统Muller C元件的基本结构，分析了节点寄生电容引起的输出误差。为了避免这种误差，提出了一种增加两个倒比MOS晶体管的改进C元件来控制电路的高阻节点。为了减少C元件的功耗，增加了两个电阻。所提出的C元件采用28nm CMOS工艺设计，采用2.5 V器件。仿真结果表明，C单元避免了上述误差，布局尺寸为67.33µm2。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

Research and Improvement of Muller C Element

查看原文本刊更多论文

Research and Improvement of Muller C Element

The basic structure of conventional Muller C element is studied and the output errors caused by node parasitic capacitors are analysed in this letter. In order to avoid such errors, an improved C element with two inverted ratio MOS transistors added is proposed to control high resistance nodes of the circuit. To reduce the power consumption of C element, two resistors are added. The proposed C element has been designed in 28 nm CMOS process and 2.5 V devices are adopted. The simulation results show that proposed C element avoids such errors and the size of the layout is 67.33 µm².

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

Electronics Letters 工程技术-工程：电子与电气

CiteScore

2.70

自引率

0.00%

发文量

268

审稿时长

3.6 months

期刊介绍： Electronics Letters is an internationally renowned peer-reviewed rapid-communication journal that publishes short original research papers every two weeks. Its broad and interdisciplinary scope covers the latest developments in all electronic engineering related fields including communication, biomedical, optical and device technologies. Electronics Letters also provides further insight into some of the latest developments through special features and interviews. Scope As a journal at the forefront of its field, Electronics Letters publishes papers covering all themes of electronic and electrical engineering. The major themes of the journal are listed below. Antennas and Propagation Biomedical and Bioinspired Technologies, Signal Processing and Applications Control Engineering Electromagnetism: Theory, Materials and Devices Electronic Circuits and Systems Image, Video and Vision Processing and Applications Information, Computing and Communications Instrumentation and Measurement Microwave Technology Optical Communications Photonics and Opto-Electronics Power Electronics, Energy and Sustainability Radar, Sonar and Navigation Semiconductor Technology Signal Processing MIMO