双栅MOSFET智能医疗系统的神经网络实现

IF 2.2 4区 工程技术 Q3 ENGINEERING, ELECTRICAL & ELECTRONIC
Epiphany Jebamalar Leavline, Krishnasamy Vijayakanth
{"title":"双栅MOSFET智能医疗系统的神经网络实现","authors":"Epiphany Jebamalar Leavline,&nbsp;Krishnasamy Vijayakanth","doi":"10.1007/s10825-024-02246-6","DOIUrl":null,"url":null,"abstract":"<div><p>The implementation of a neural network on very large-scale integrated (VLSI) circuits provides flexibility in programmable systems. However, conventional field-programmable gate array (FPGA) neural chips suffer from longer computation times, higher costs, and greater energy consumption. On the other hand, multilayer perceptron (MLP) network implementation over VLSI exhibits increased speed with a smaller chip size and reduced cost. This work aims to implement an MLP neural network using double-gate metal oxide semiconductor field effect transistors (DGMOSFETs) functioning as neurons. The suggested network architecture is offered as a package utilizing very high-speed integrated circuit hardware description language (VHDL). The weights of the MLP are obtained by training a neural network with electrocardiogram (ECG) signals taken from the PhysioNet database. The ECG input signals, obtained weights and bias, are given to the designed MLP for testing. The classification accuracy of this trained neural network is 94.48%. A power analysis is also conducted for the hardware-designed MLP to validate the power reduction performance. In terms of speed, the required number of components and power, the performance of this design employing DGMOSFET outperforms its single-gate MOSFET (SGMOSFET) counterpart.</p></div>","PeriodicalId":620,"journal":{"name":"Journal of Computational Electronics","volume":"24 1","pages":""},"PeriodicalIF":2.2000,"publicationDate":"2024-12-31","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Neural network implementation for smart medical systems with double-gate MOSFET\",\"authors\":\"Epiphany Jebamalar Leavline,&nbsp;Krishnasamy Vijayakanth\",\"doi\":\"10.1007/s10825-024-02246-6\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"<div><p>The implementation of a neural network on very large-scale integrated (VLSI) circuits provides flexibility in programmable systems. However, conventional field-programmable gate array (FPGA) neural chips suffer from longer computation times, higher costs, and greater energy consumption. On the other hand, multilayer perceptron (MLP) network implementation over VLSI exhibits increased speed with a smaller chip size and reduced cost. This work aims to implement an MLP neural network using double-gate metal oxide semiconductor field effect transistors (DGMOSFETs) functioning as neurons. The suggested network architecture is offered as a package utilizing very high-speed integrated circuit hardware description language (VHDL). The weights of the MLP are obtained by training a neural network with electrocardiogram (ECG) signals taken from the PhysioNet database. The ECG input signals, obtained weights and bias, are given to the designed MLP for testing. The classification accuracy of this trained neural network is 94.48%. A power analysis is also conducted for the hardware-designed MLP to validate the power reduction performance. In terms of speed, the required number of components and power, the performance of this design employing DGMOSFET outperforms its single-gate MOSFET (SGMOSFET) counterpart.</p></div>\",\"PeriodicalId\":620,\"journal\":{\"name\":\"Journal of Computational Electronics\",\"volume\":\"24 1\",\"pages\":\"\"},\"PeriodicalIF\":2.2000,\"publicationDate\":\"2024-12-31\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Journal of Computational Electronics\",\"FirstCategoryId\":\"5\",\"ListUrlMain\":\"https://link.springer.com/article/10.1007/s10825-024-02246-6\",\"RegionNum\":4,\"RegionCategory\":\"工程技术\",\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"Q3\",\"JCRName\":\"ENGINEERING, ELECTRICAL & ELECTRONIC\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Journal of Computational Electronics","FirstCategoryId":"5","ListUrlMain":"https://link.springer.com/article/10.1007/s10825-024-02246-6","RegionNum":4,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q3","JCRName":"ENGINEERING, ELECTRICAL & ELECTRONIC","Score":null,"Total":0}
引用次数: 0

摘要

神经网络在大规模集成电路(VLSI)上的实现为可编程系统提供了灵活性。然而,传统的现场可编程门阵列(FPGA)神经芯片存在计算时间长、成本高和能耗大的问题。另一方面,在VLSI上实现多层感知器(MLP)网络显示出更快的速度,更小的芯片尺寸和更低的成本。本研究旨在利用双栅金属氧化物半导体场效应晶体管(dgmosfet)作为神经元来实现MLP神经网络。建议的网络架构是作为一个利用高速集成电路硬件描述语言(VHDL)的包提供的。MLP的权值是通过训练一个神经网络获得的,该神经网络使用的是取自PhysioNet数据库的心电图信号。将心电输入信号,得到权值和偏置,交给设计的MLP进行测试。该神经网络的分类准确率为94.48%。对硬件设计的MLP进行了功耗分析,以验证其降功耗性能。在速度、所需的元件数量和功率方面,本设计采用DGMOSFET的性能优于其单门MOSFET (SGMOSFET)。
本文章由计算机程序翻译,如有差异,请以英文原文为准。

Neural network implementation for smart medical systems with double-gate MOSFET

Neural network implementation for smart medical systems with double-gate MOSFET

The implementation of a neural network on very large-scale integrated (VLSI) circuits provides flexibility in programmable systems. However, conventional field-programmable gate array (FPGA) neural chips suffer from longer computation times, higher costs, and greater energy consumption. On the other hand, multilayer perceptron (MLP) network implementation over VLSI exhibits increased speed with a smaller chip size and reduced cost. This work aims to implement an MLP neural network using double-gate metal oxide semiconductor field effect transistors (DGMOSFETs) functioning as neurons. The suggested network architecture is offered as a package utilizing very high-speed integrated circuit hardware description language (VHDL). The weights of the MLP are obtained by training a neural network with electrocardiogram (ECG) signals taken from the PhysioNet database. The ECG input signals, obtained weights and bias, are given to the designed MLP for testing. The classification accuracy of this trained neural network is 94.48%. A power analysis is also conducted for the hardware-designed MLP to validate the power reduction performance. In terms of speed, the required number of components and power, the performance of this design employing DGMOSFET outperforms its single-gate MOSFET (SGMOSFET) counterpart.

求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
Journal of Computational Electronics
Journal of Computational Electronics ENGINEERING, ELECTRICAL & ELECTRONIC-PHYSICS, APPLIED
CiteScore
4.50
自引率
4.80%
发文量
142
审稿时长
>12 weeks
期刊介绍: he Journal of Computational Electronics brings together research on all aspects of modeling and simulation of modern electronics. This includes optical, electronic, mechanical, and quantum mechanical aspects, as well as research on the underlying mathematical algorithms and computational details. The related areas of energy conversion/storage and of molecular and biological systems, in which the thrust is on the charge transport, electronic, mechanical, and optical properties, are also covered. In particular, we encourage manuscripts dealing with device simulation; with optical and optoelectronic systems and photonics; with energy storage (e.g. batteries, fuel cells) and harvesting (e.g. photovoltaic), with simulation of circuits, VLSI layout, logic and architecture (based on, for example, CMOS devices, quantum-cellular automata, QBITs, or single-electron transistors); with electromagnetic simulations (such as microwave electronics and components); or with molecular and biological systems. However, in all these cases, the submitted manuscripts should explicitly address the electronic properties of the relevant systems, materials, or devices and/or present novel contributions to the physical models, computational strategies, or numerical algorithms.
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信