二维场效应晶体管侧接触深度对肖特基势垒的影响

IF 2.2 4区 工程技术 Q3 ENGINEERING, ELECTRICAL & ELECTRONIC
L. Panarella, Q. Smets, D. Verreck, B. Kaczer, S. Tyaginov, C. Lockhart de la Rosa, G. S. Kar, V. Afanas’ev
{"title":"二维场效应晶体管侧接触深度对肖特基势垒的影响","authors":"L. Panarella,&nbsp;Q. Smets,&nbsp;D. Verreck,&nbsp;B. Kaczer,&nbsp;S. Tyaginov,&nbsp;C. Lockhart de la Rosa,&nbsp;G. S. Kar,&nbsp;V. Afanas’ev","doi":"10.1007/s10825-024-02262-6","DOIUrl":null,"url":null,"abstract":"<div><p>The performance of 2D material-based field-effect transistors (2D FETs) is significantly influenced by the vertical extension, or depth, of electrostatically doped side Schottky contacts, which is determined through etching. This study employs TCAD modeling to compare back-gated FETs with varying source/drain contact depths and channel lengths. Results indicate that deeper side contacts hinder electric field crowding at the metal/channel interface, resulting in wider Schottky barriers, diminished carrier tunneling, and reduced on-state current. In contrast, introducing a low-k dielectric beneath the source and drain yields the opposite effect. Therefore, in the development of industry-compatible 2D FETs, the depth and design of side contacts must be carefully optimized, as they are critical factors in achieving low-contact resistance devices.</p></div>","PeriodicalId":620,"journal":{"name":"Journal of Computational Electronics","volume":"24 1","pages":""},"PeriodicalIF":2.2000,"publicationDate":"2024-12-30","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"https://link.springer.com/content/pdf/10.1007/s10825-024-02262-6.pdf","citationCount":"0","resultStr":"{\"title\":\"Implications of side contact depth on the Schottky barrier of 2D field-effect transistors\",\"authors\":\"L. Panarella,&nbsp;Q. Smets,&nbsp;D. Verreck,&nbsp;B. Kaczer,&nbsp;S. Tyaginov,&nbsp;C. Lockhart de la Rosa,&nbsp;G. S. Kar,&nbsp;V. Afanas’ev\",\"doi\":\"10.1007/s10825-024-02262-6\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"<div><p>The performance of 2D material-based field-effect transistors (2D FETs) is significantly influenced by the vertical extension, or depth, of electrostatically doped side Schottky contacts, which is determined through etching. This study employs TCAD modeling to compare back-gated FETs with varying source/drain contact depths and channel lengths. Results indicate that deeper side contacts hinder electric field crowding at the metal/channel interface, resulting in wider Schottky barriers, diminished carrier tunneling, and reduced on-state current. In contrast, introducing a low-k dielectric beneath the source and drain yields the opposite effect. Therefore, in the development of industry-compatible 2D FETs, the depth and design of side contacts must be carefully optimized, as they are critical factors in achieving low-contact resistance devices.</p></div>\",\"PeriodicalId\":620,\"journal\":{\"name\":\"Journal of Computational Electronics\",\"volume\":\"24 1\",\"pages\":\"\"},\"PeriodicalIF\":2.2000,\"publicationDate\":\"2024-12-30\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"https://link.springer.com/content/pdf/10.1007/s10825-024-02262-6.pdf\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Journal of Computational Electronics\",\"FirstCategoryId\":\"5\",\"ListUrlMain\":\"https://link.springer.com/article/10.1007/s10825-024-02262-6\",\"RegionNum\":4,\"RegionCategory\":\"工程技术\",\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"Q3\",\"JCRName\":\"ENGINEERING, ELECTRICAL & ELECTRONIC\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Journal of Computational Electronics","FirstCategoryId":"5","ListUrlMain":"https://link.springer.com/article/10.1007/s10825-024-02262-6","RegionNum":4,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q3","JCRName":"ENGINEERING, ELECTRICAL & ELECTRONIC","Score":null,"Total":0}
引用次数: 0

摘要

二维材料场效应晶体管(2D fet)的性能受到静电掺杂侧肖特基触点的垂直延伸或深度的显著影响,这是通过蚀刻确定的。本研究采用TCAD建模来比较具有不同源极/漏极接触深度和通道长度的背控场效应管。结果表明,更深的侧触点阻碍了金属/通道界面处的电场拥挤,导致更宽的肖特基势垒,减少载流子隧穿,降低导通电流。相反,在源极和漏极下面引入低k介电体会产生相反的效果。因此,在开发工业兼容的2D fet时,必须仔细优化侧触点的深度和设计,因为它们是实现低接触电阻器件的关键因素。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Implications of side contact depth on the Schottky barrier of 2D field-effect transistors

The performance of 2D material-based field-effect transistors (2D FETs) is significantly influenced by the vertical extension, or depth, of electrostatically doped side Schottky contacts, which is determined through etching. This study employs TCAD modeling to compare back-gated FETs with varying source/drain contact depths and channel lengths. Results indicate that deeper side contacts hinder electric field crowding at the metal/channel interface, resulting in wider Schottky barriers, diminished carrier tunneling, and reduced on-state current. In contrast, introducing a low-k dielectric beneath the source and drain yields the opposite effect. Therefore, in the development of industry-compatible 2D FETs, the depth and design of side contacts must be carefully optimized, as they are critical factors in achieving low-contact resistance devices.

求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
Journal of Computational Electronics
Journal of Computational Electronics ENGINEERING, ELECTRICAL & ELECTRONIC-PHYSICS, APPLIED
CiteScore
4.50
自引率
4.80%
发文量
142
审稿时长
>12 weeks
期刊介绍: he Journal of Computational Electronics brings together research on all aspects of modeling and simulation of modern electronics. This includes optical, electronic, mechanical, and quantum mechanical aspects, as well as research on the underlying mathematical algorithms and computational details. The related areas of energy conversion/storage and of molecular and biological systems, in which the thrust is on the charge transport, electronic, mechanical, and optical properties, are also covered. In particular, we encourage manuscripts dealing with device simulation; with optical and optoelectronic systems and photonics; with energy storage (e.g. batteries, fuel cells) and harvesting (e.g. photovoltaic), with simulation of circuits, VLSI layout, logic and architecture (based on, for example, CMOS devices, quantum-cellular automata, QBITs, or single-electron transistors); with electromagnetic simulations (such as microwave electronics and components); or with molecular and biological systems. However, in all these cases, the submitted manuscripts should explicitly address the electronic properties of the relevant systems, materials, or devices and/or present novel contributions to the physical models, computational strategies, or numerical algorithms.
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信