一种新的基于神经网络的TI adc时序失配快速收敛背景校正方法

IF 4 2区 工程技术 Q2 ENGINEERING, ELECTRICAL & ELECTRONIC
Zhifei Lu;Boyuan Zhang;Yutao Peng;Xizhu Peng;He Tang;Jie Pu;Ling Qin;Mingqiang Guo
{"title":"一种新的基于神经网络的TI adc时序失配快速收敛背景校正方法","authors":"Zhifei Lu;Boyuan Zhang;Yutao Peng;Xizhu Peng;He Tang;Jie Pu;Ling Qin;Mingqiang Guo","doi":"10.1109/TCSII.2024.3477463","DOIUrl":null,"url":null,"abstract":"A novel background calibration technique for timing mismatch in time-interleaved ADCs (TI ADCs) with fast convergence speed is presented in this brief. The proposed calibration applies a customized neural network (NN) to extract the information of timing skews for compensation. Compared to the conventional background methods for calibrating timing mismatches without reference, this brief significantly increases the convergence speed with high accuracy. In comparison with prior NN-based calibration works, this brief could follow the error changes in the background and has stronger robustness, also without any risk of fidelity problem. A 12-bit 3GSps 4-channel TI ADC model with noise and jitter is simulated for verifying the effectiveness of this technique. Simulation results show that the proposed technique could improve the SNDR and SFDR by 7.41dB and 24.73dB respectively, with only 1536 samples for convergence. Off-chip validation with a 12-bit 3GSps 4-channel TI ADC also proves the effectiveness and practicality of this brief.","PeriodicalId":13101,"journal":{"name":"IEEE Transactions on Circuits and Systems II: Express Briefs","volume":"72 1","pages":"48-52"},"PeriodicalIF":4.0000,"publicationDate":"2024-10-10","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"A Novel NN-Based Fast-Convergence Background Calibration for Timing Mismatch in TI ADCs\",\"authors\":\"Zhifei Lu;Boyuan Zhang;Yutao Peng;Xizhu Peng;He Tang;Jie Pu;Ling Qin;Mingqiang Guo\",\"doi\":\"10.1109/TCSII.2024.3477463\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A novel background calibration technique for timing mismatch in time-interleaved ADCs (TI ADCs) with fast convergence speed is presented in this brief. The proposed calibration applies a customized neural network (NN) to extract the information of timing skews for compensation. Compared to the conventional background methods for calibrating timing mismatches without reference, this brief significantly increases the convergence speed with high accuracy. In comparison with prior NN-based calibration works, this brief could follow the error changes in the background and has stronger robustness, also without any risk of fidelity problem. A 12-bit 3GSps 4-channel TI ADC model with noise and jitter is simulated for verifying the effectiveness of this technique. Simulation results show that the proposed technique could improve the SNDR and SFDR by 7.41dB and 24.73dB respectively, with only 1536 samples for convergence. Off-chip validation with a 12-bit 3GSps 4-channel TI ADC also proves the effectiveness and practicality of this brief.\",\"PeriodicalId\":13101,\"journal\":{\"name\":\"IEEE Transactions on Circuits and Systems II: Express Briefs\",\"volume\":\"72 1\",\"pages\":\"48-52\"},\"PeriodicalIF\":4.0000,\"publicationDate\":\"2024-10-10\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"IEEE Transactions on Circuits and Systems II: Express Briefs\",\"FirstCategoryId\":\"5\",\"ListUrlMain\":\"https://ieeexplore.ieee.org/document/10713450/\",\"RegionNum\":2,\"RegionCategory\":\"工程技术\",\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"Q2\",\"JCRName\":\"ENGINEERING, ELECTRICAL & ELECTRONIC\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE Transactions on Circuits and Systems II: Express Briefs","FirstCategoryId":"5","ListUrlMain":"https://ieeexplore.ieee.org/document/10713450/","RegionNum":2,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q2","JCRName":"ENGINEERING, ELECTRICAL & ELECTRONIC","Score":null,"Total":0}
引用次数: 0

摘要

提出了一种快速收敛的时间交错adc (TI adc)时序失配的背景校正方法。该校准方法采用自定义神经网络(NN)提取时序偏差信息进行补偿。与传统的无参考背景校正时序失配方法相比,该方法显著提高了算法的收敛速度和精度。与以往基于神经网络的校准工作相比,该方法可以跟踪背景误差的变化,具有更强的鲁棒性,也不存在保真度问题的风险。为了验证该技术的有效性,对一个带有噪声和抖动的12位3GSps 4通道TI ADC模型进行了仿真。仿真结果表明,该方法可将SNDR和SFDR分别提高7.41dB和24.73dB,仅需1536个采样即可收敛。用一个12位3GSps 4通道TI ADC进行的片外验证也证明了本简介的有效性和实用性。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
A Novel NN-Based Fast-Convergence Background Calibration for Timing Mismatch in TI ADCs
A novel background calibration technique for timing mismatch in time-interleaved ADCs (TI ADCs) with fast convergence speed is presented in this brief. The proposed calibration applies a customized neural network (NN) to extract the information of timing skews for compensation. Compared to the conventional background methods for calibrating timing mismatches without reference, this brief significantly increases the convergence speed with high accuracy. In comparison with prior NN-based calibration works, this brief could follow the error changes in the background and has stronger robustness, also without any risk of fidelity problem. A 12-bit 3GSps 4-channel TI ADC model with noise and jitter is simulated for verifying the effectiveness of this technique. Simulation results show that the proposed technique could improve the SNDR and SFDR by 7.41dB and 24.73dB respectively, with only 1536 samples for convergence. Off-chip validation with a 12-bit 3GSps 4-channel TI ADC also proves the effectiveness and practicality of this brief.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
IEEE Transactions on Circuits and Systems II: Express Briefs
IEEE Transactions on Circuits and Systems II: Express Briefs 工程技术-工程:电子与电气
CiteScore
7.90
自引率
20.50%
发文量
883
审稿时长
3.0 months
期刊介绍: TCAS II publishes brief papers in the field specified by the theory, analysis, design, and practical implementations of circuits, and the application of circuit techniques to systems and to signal processing. Included is the whole spectrum from basic scientific theory to industrial applications. The field of interest covered includes: Circuits: Analog, Digital and Mixed Signal Circuits and Systems Nonlinear Circuits and Systems, Integrated Sensors, MEMS and Systems on Chip, Nanoscale Circuits and Systems, Optoelectronic Circuits and Systems, Power Electronics and Systems Software for Analog-and-Logic Circuits and Systems Control aspects of Circuits and Systems.
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信