采用嵌套缠绕尾电感的面积高效CMOS交叉耦合LC-VCO

IF 4 2区 工程技术 Q2 ENGINEERING, ELECTRICAL & ELECTRONIC
Hyogyoung An;Hyeonjun Nam;Sungjin Kim;Younghyun Lim;Heein Yoon
{"title":"采用嵌套缠绕尾电感的面积高效CMOS交叉耦合LC-VCO","authors":"Hyogyoung An;Hyeonjun Nam;Sungjin Kim;Younghyun Lim;Heein Yoon","doi":"10.1109/TCSII.2024.3485921","DOIUrl":null,"url":null,"abstract":"An area-efficient CMOS cross-coupled LC-VCO, operating from 5.74 GHz to 8.02 GHz and featuring a tail noise filter with two tail inductors integrated inside the main inductor, is presented for the first time. The tail noise filter comprised two nested intertwined tail inductors (NITIs) and a tail capacitor bank, effectively suppressing phase noise (PN) while generating negligible magnetic couplings between the main inductor and the NITIs. The proposed architecture enables area-efficient CMOS cross-coupled design, even with the two NITIs, but has no performance degradation, i.e., it eliminates the additional area for the tail noise filter. Implemented in 28-nm CMOS process, it consumed 11 mA current from 0.73 V power supply. The LC-VCO achieved PN of −116.38 dBc/Hz at 1 MHz offset frequency for an output frequency of 5.747 GHz. 37% and 27% reductions in silicon area were achieved, over the conventional LC-VCO and an LC-VCO using intertwined tail inductors (ITIs), respectively, without compromising on performance. The proposed design has the smallest area among state-of-the-art LC-VCOs that include a tail noise filter along with competitive PN and frequency tuning range (FTR).","PeriodicalId":13101,"journal":{"name":"IEEE Transactions on Circuits and Systems II: Express Briefs","volume":"72 1","pages":"143-147"},"PeriodicalIF":4.0000,"publicationDate":"2024-10-24","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"An Area-Efficient CMOS Cross-Coupled LC-VCO Using Nested Intertwined Tail Inductors\",\"authors\":\"Hyogyoung An;Hyeonjun Nam;Sungjin Kim;Younghyun Lim;Heein Yoon\",\"doi\":\"10.1109/TCSII.2024.3485921\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"An area-efficient CMOS cross-coupled LC-VCO, operating from 5.74 GHz to 8.02 GHz and featuring a tail noise filter with two tail inductors integrated inside the main inductor, is presented for the first time. The tail noise filter comprised two nested intertwined tail inductors (NITIs) and a tail capacitor bank, effectively suppressing phase noise (PN) while generating negligible magnetic couplings between the main inductor and the NITIs. The proposed architecture enables area-efficient CMOS cross-coupled design, even with the two NITIs, but has no performance degradation, i.e., it eliminates the additional area for the tail noise filter. Implemented in 28-nm CMOS process, it consumed 11 mA current from 0.73 V power supply. The LC-VCO achieved PN of −116.38 dBc/Hz at 1 MHz offset frequency for an output frequency of 5.747 GHz. 37% and 27% reductions in silicon area were achieved, over the conventional LC-VCO and an LC-VCO using intertwined tail inductors (ITIs), respectively, without compromising on performance. The proposed design has the smallest area among state-of-the-art LC-VCOs that include a tail noise filter along with competitive PN and frequency tuning range (FTR).\",\"PeriodicalId\":13101,\"journal\":{\"name\":\"IEEE Transactions on Circuits and Systems II: Express Briefs\",\"volume\":\"72 1\",\"pages\":\"143-147\"},\"PeriodicalIF\":4.0000,\"publicationDate\":\"2024-10-24\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"IEEE Transactions on Circuits and Systems II: Express Briefs\",\"FirstCategoryId\":\"5\",\"ListUrlMain\":\"https://ieeexplore.ieee.org/document/10734350/\",\"RegionNum\":2,\"RegionCategory\":\"工程技术\",\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"Q2\",\"JCRName\":\"ENGINEERING, ELECTRICAL & ELECTRONIC\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE Transactions on Circuits and Systems II: Express Briefs","FirstCategoryId":"5","ListUrlMain":"https://ieeexplore.ieee.org/document/10734350/","RegionNum":2,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q2","JCRName":"ENGINEERING, ELECTRICAL & ELECTRONIC","Score":null,"Total":0}
引用次数: 0

摘要

首次提出了一种面积高效的CMOS交叉耦合LC-VCO,工作频率为5.74 GHz至8.02 GHz,并在主电感器内集成了两个尾电感器的尾噪声滤波器。尾部噪声滤波器由两个嵌套缠绕的尾部电感器(niti)和尾部电容组组成,有效抑制相位噪声(PN),同时在主电感器和niti之间产生可忽略不计的磁耦合。所提出的架构能够实现面积高效的CMOS交叉耦合设计,即使有两个nii,但没有性能下降,即它消除了尾部噪声滤波器的额外面积。在28纳米CMOS工艺中实现,从0.73 V电源消耗11 mA电流。当输出频率为5.747 GHz时,LC-VCO在1mhz偏置频率下的PN值为- 116.38 dBc/Hz。与传统的LC-VCO和使用缠绕尾电感(ITIs)的LC-VCO相比,硅面积分别减少了37%和27%,而性能不受影响。提议的设计在最先进的lc - vco中具有最小的面积,包括尾部噪声滤波器以及具有竞争力的PN和频率调谐范围(FTR)。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
An Area-Efficient CMOS Cross-Coupled LC-VCO Using Nested Intertwined Tail Inductors
An area-efficient CMOS cross-coupled LC-VCO, operating from 5.74 GHz to 8.02 GHz and featuring a tail noise filter with two tail inductors integrated inside the main inductor, is presented for the first time. The tail noise filter comprised two nested intertwined tail inductors (NITIs) and a tail capacitor bank, effectively suppressing phase noise (PN) while generating negligible magnetic couplings between the main inductor and the NITIs. The proposed architecture enables area-efficient CMOS cross-coupled design, even with the two NITIs, but has no performance degradation, i.e., it eliminates the additional area for the tail noise filter. Implemented in 28-nm CMOS process, it consumed 11 mA current from 0.73 V power supply. The LC-VCO achieved PN of −116.38 dBc/Hz at 1 MHz offset frequency for an output frequency of 5.747 GHz. 37% and 27% reductions in silicon area were achieved, over the conventional LC-VCO and an LC-VCO using intertwined tail inductors (ITIs), respectively, without compromising on performance. The proposed design has the smallest area among state-of-the-art LC-VCOs that include a tail noise filter along with competitive PN and frequency tuning range (FTR).
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
IEEE Transactions on Circuits and Systems II: Express Briefs
IEEE Transactions on Circuits and Systems II: Express Briefs 工程技术-工程:电子与电气
CiteScore
7.90
自引率
20.50%
发文量
883
审稿时长
3.0 months
期刊介绍: TCAS II publishes brief papers in the field specified by the theory, analysis, design, and practical implementations of circuits, and the application of circuit techniques to systems and to signal processing. Included is the whole spectrum from basic scientific theory to industrial applications. The field of interest covered includes: Circuits: Analog, Digital and Mixed Signal Circuits and Systems Nonlinear Circuits and Systems, Integrated Sensors, MEMS and Systems on Chip, Nanoscale Circuits and Systems, Optoelectronic Circuits and Systems, Power Electronics and Systems Software for Analog-and-Logic Circuits and Systems Control aspects of Circuits and Systems.
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信