同时开关的功率转换器阵列的 GHz 范围功率完整性建模

IF 2 3区 计算机科学 Q3 ENGINEERING, ELECTRICAL & ELECTRONIC
Gabriel Nobert;Nicolas G. Constantin;Yves Blaquière
{"title":"同时开关的功率转换器阵列的 GHz 范围功率完整性建模","authors":"Gabriel Nobert;Nicolas G. Constantin;Yves Blaquière","doi":"10.1109/TEMC.2024.3509375","DOIUrl":null,"url":null,"abstract":"Power integrity issues and voltage fluctuations on power rails in emerging system-in-packages (SiP) that integrate switch-mode converters can impede the performances of embedded sensitive analog devices. Indeed, the progress of power device downsizing allows higher switching frequencies and shorter switching times, which create significant high-frequency switching noise in power rails. More specifically for converters that operate under a range of loading, gate driving and biasing conditions, a behavioral model is necessary in the context where simulation only is not sufficient for proper prediction of the power integrity characteristics of a system under that range of conditions. This article proposes a power integrity model and a characterization methodology to predict voltage fluctuations on the power rails in simultaneous switching conditions on an array of switch-mode converters integrated in SiP. Results show that for every condition studied in this work, accuracy better than 6 dB, aside from some limited discrete frequencies, is obtained between <inline-formula><tex-math>$0$</tex-math></inline-formula> and 1.9 <inline-formula><tex-math>$\\text{G}$</tex-math></inline-formula><inline-formula><tex-math>$\\text{Hz}$</tex-math></inline-formula> when the fluctuations caused by a single or multiple converters are measured. In terms of overall shape, for every condition studied both under simultaneous switching or not, the variance-normalized mean squared error is in a worst case of 0.624 and under numerous conditions better than 0.25.","PeriodicalId":55012,"journal":{"name":"IEEE Transactions on Electromagnetic Compatibility","volume":"67 1","pages":"316-327"},"PeriodicalIF":2.0000,"publicationDate":"2024-12-13","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"GHz-Range Modeling of Power Integrity in an Array of Simultaneously Switching Power Converters\",\"authors\":\"Gabriel Nobert;Nicolas G. Constantin;Yves Blaquière\",\"doi\":\"10.1109/TEMC.2024.3509375\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Power integrity issues and voltage fluctuations on power rails in emerging system-in-packages (SiP) that integrate switch-mode converters can impede the performances of embedded sensitive analog devices. Indeed, the progress of power device downsizing allows higher switching frequencies and shorter switching times, which create significant high-frequency switching noise in power rails. More specifically for converters that operate under a range of loading, gate driving and biasing conditions, a behavioral model is necessary in the context where simulation only is not sufficient for proper prediction of the power integrity characteristics of a system under that range of conditions. This article proposes a power integrity model and a characterization methodology to predict voltage fluctuations on the power rails in simultaneous switching conditions on an array of switch-mode converters integrated in SiP. Results show that for every condition studied in this work, accuracy better than 6 dB, aside from some limited discrete frequencies, is obtained between <inline-formula><tex-math>$0$</tex-math></inline-formula> and 1.9 <inline-formula><tex-math>$\\\\text{G}$</tex-math></inline-formula><inline-formula><tex-math>$\\\\text{Hz}$</tex-math></inline-formula> when the fluctuations caused by a single or multiple converters are measured. In terms of overall shape, for every condition studied both under simultaneous switching or not, the variance-normalized mean squared error is in a worst case of 0.624 and under numerous conditions better than 0.25.\",\"PeriodicalId\":55012,\"journal\":{\"name\":\"IEEE Transactions on Electromagnetic Compatibility\",\"volume\":\"67 1\",\"pages\":\"316-327\"},\"PeriodicalIF\":2.0000,\"publicationDate\":\"2024-12-13\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"IEEE Transactions on Electromagnetic Compatibility\",\"FirstCategoryId\":\"94\",\"ListUrlMain\":\"https://ieeexplore.ieee.org/document/10798971/\",\"RegionNum\":3,\"RegionCategory\":\"计算机科学\",\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"Q3\",\"JCRName\":\"ENGINEERING, ELECTRICAL & ELECTRONIC\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE Transactions on Electromagnetic Compatibility","FirstCategoryId":"94","ListUrlMain":"https://ieeexplore.ieee.org/document/10798971/","RegionNum":3,"RegionCategory":"计算机科学","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q3","JCRName":"ENGINEERING, ELECTRICAL & ELECTRONIC","Score":null,"Total":0}
引用次数: 0

摘要

本文章由计算机程序翻译,如有差异,请以英文原文为准。
GHz-Range Modeling of Power Integrity in an Array of Simultaneously Switching Power Converters
Power integrity issues and voltage fluctuations on power rails in emerging system-in-packages (SiP) that integrate switch-mode converters can impede the performances of embedded sensitive analog devices. Indeed, the progress of power device downsizing allows higher switching frequencies and shorter switching times, which create significant high-frequency switching noise in power rails. More specifically for converters that operate under a range of loading, gate driving and biasing conditions, a behavioral model is necessary in the context where simulation only is not sufficient for proper prediction of the power integrity characteristics of a system under that range of conditions. This article proposes a power integrity model and a characterization methodology to predict voltage fluctuations on the power rails in simultaneous switching conditions on an array of switch-mode converters integrated in SiP. Results show that for every condition studied in this work, accuracy better than 6 dB, aside from some limited discrete frequencies, is obtained between $0$ and 1.9 $\text{G}$$\text{Hz}$ when the fluctuations caused by a single or multiple converters are measured. In terms of overall shape, for every condition studied both under simultaneous switching or not, the variance-normalized mean squared error is in a worst case of 0.624 and under numerous conditions better than 0.25.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
CiteScore
4.80
自引率
19.00%
发文量
235
审稿时长
2.3 months
期刊介绍: IEEE Transactions on Electromagnetic Compatibility publishes original and significant contributions related to all disciplines of electromagnetic compatibility (EMC) and relevant methods to predict, assess and prevent electromagnetic interference (EMI) and increase device/product immunity. The scope of the publication includes, but is not limited to Electromagnetic Environments; Interference Control; EMC and EMI Modeling; High Power Electromagnetics; EMC Standards, Methods of EMC Measurements; Computational Electromagnetics and Signal and Power Integrity, as applied or directly related to Electromagnetic Compatibility problems; Transmission Lines; Electrostatic Discharge and Lightning Effects; EMC in Wireless and Optical Technologies; EMC in Printed Circuit Board and System Design.
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信