调整 R2R 印刷 SWCNT 薄膜晶体管的阈值电压以实现 4 位 ALU

IF 12.3 1区 材料科学 Q1 ENGINEERING, ELECTRICAL & ELECTRONIC
Sajjan Parajuli, Younsu Jung, Sagar Shrestha, Jinhwa Park, Chanyeop Ahn, Kiran Shrestha, Bijendra Bishow Maskey, Tae-Yeon Cho, Ji-Ho Eom, Changwoo Lee, Jeong-Taek Kong, Byung-Sung Kim, Taik-Min Lee, SoYoung Kim, Gyoujin Cho
{"title":"调整 R2R 印刷 SWCNT 薄膜晶体管的阈值电压以实现 4 位 ALU","authors":"Sajjan Parajuli, Younsu Jung, Sagar Shrestha, Jinhwa Park, Chanyeop Ahn, Kiran Shrestha, Bijendra Bishow Maskey, Tae-Yeon Cho, Ji-Ho Eom, Changwoo Lee, Jeong-Taek Kong, Byung-Sung Kim, Taik-Min Lee, SoYoung Kim, Gyoujin Cho","doi":"10.1038/s41528-024-00369-1","DOIUrl":null,"url":null,"abstract":"Despite the roll-to-roll (R2R) gravure printing method emerging as an alternative sustainable technology for fabricating logic circuits based on p- and n-types of single-walled carbon nanotube thin film transistors (p,n-SWCNT-TFTs), the wide variation of large threshold voltage (Vth > ~8) in the R2R printed p,n-SWCNT-TFTs prevents the integration of complementary logic circuit. Here, the Vth variation of the p,n-SWCNT-TFTs was narrowed down by developing a method of using the first gravure roll with the minimized superposition error (< ±40 µm) of engraved registration marks and implementing the R2R doping process for tailoring the Vth using polymer-based p- and n-doping inks. Through those two methods, the R2R printed the p,n-SWCNT-TFTs was tailored to shift Vth to near ±2.7 V and reduce Vth variation to ±1.6 V while the noise margin was improved by 24% so that a large number of R2R printed logic gates could be integrated with clear logic levels at ±10 V of operation voltage. Based on the tailored p,n-SWCNT-TFTs, a fully R2R printed 4-bit arithmetic and logic unit was successfully demonstrated by integrating 156 p,n-SWCNT-TFTs.","PeriodicalId":48528,"journal":{"name":"npj Flexible Electronics","volume":" ","pages":"1-11"},"PeriodicalIF":12.3000,"publicationDate":"2024-11-20","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"https://www.nature.com/articles/s41528-024-00369-1.pdf","citationCount":"0","resultStr":"{\"title\":\"Tailoring threshold voltage of R2R printed SWCNT thin film transistors for realizing 4 bit ALU\",\"authors\":\"Sajjan Parajuli, Younsu Jung, Sagar Shrestha, Jinhwa Park, Chanyeop Ahn, Kiran Shrestha, Bijendra Bishow Maskey, Tae-Yeon Cho, Ji-Ho Eom, Changwoo Lee, Jeong-Taek Kong, Byung-Sung Kim, Taik-Min Lee, SoYoung Kim, Gyoujin Cho\",\"doi\":\"10.1038/s41528-024-00369-1\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Despite the roll-to-roll (R2R) gravure printing method emerging as an alternative sustainable technology for fabricating logic circuits based on p- and n-types of single-walled carbon nanotube thin film transistors (p,n-SWCNT-TFTs), the wide variation of large threshold voltage (Vth > ~8) in the R2R printed p,n-SWCNT-TFTs prevents the integration of complementary logic circuit. Here, the Vth variation of the p,n-SWCNT-TFTs was narrowed down by developing a method of using the first gravure roll with the minimized superposition error (< ±40 µm) of engraved registration marks and implementing the R2R doping process for tailoring the Vth using polymer-based p- and n-doping inks. Through those two methods, the R2R printed the p,n-SWCNT-TFTs was tailored to shift Vth to near ±2.7 V and reduce Vth variation to ±1.6 V while the noise margin was improved by 24% so that a large number of R2R printed logic gates could be integrated with clear logic levels at ±10 V of operation voltage. Based on the tailored p,n-SWCNT-TFTs, a fully R2R printed 4-bit arithmetic and logic unit was successfully demonstrated by integrating 156 p,n-SWCNT-TFTs.\",\"PeriodicalId\":48528,\"journal\":{\"name\":\"npj Flexible Electronics\",\"volume\":\" \",\"pages\":\"1-11\"},\"PeriodicalIF\":12.3000,\"publicationDate\":\"2024-11-20\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"https://www.nature.com/articles/s41528-024-00369-1.pdf\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"npj Flexible Electronics\",\"FirstCategoryId\":\"88\",\"ListUrlMain\":\"https://www.nature.com/articles/s41528-024-00369-1\",\"RegionNum\":1,\"RegionCategory\":\"材料科学\",\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"Q1\",\"JCRName\":\"ENGINEERING, ELECTRICAL & ELECTRONIC\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"npj Flexible Electronics","FirstCategoryId":"88","ListUrlMain":"https://www.nature.com/articles/s41528-024-00369-1","RegionNum":1,"RegionCategory":"材料科学","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q1","JCRName":"ENGINEERING, ELECTRICAL & ELECTRONIC","Score":null,"Total":0}
引用次数: 0

摘要

尽管卷对卷(R2R)凹版印刷方法已成为基于 p 型和 n 型单壁碳纳米管薄膜晶体管(p,n-SWCNT-TFTs)制造逻辑电路的另一种可持续技术,但 R2R 印刷的 p,n-SWCNT-TFTs 的阈值电压(Vth > ~8)变化很大,阻碍了互补逻辑电路的集成。在此,我们开发了一种方法,即使用雕刻套准标记的叠加误差最小(< ±40 µm)的第一凹版辊,并使用聚合物基 p 和 n 掺杂油墨实施 R2R 掺杂工艺以定制 Vth,从而缩小了 p、n-SWCNT-TFT 的 Vth 变化。通过这两种方法,印刷在 p、n-SWCNT-TFT 上的 R2R 被定制为将 Vth 值移至接近 ±2.7 V,并将 Vth 值变化降低到 ±1.6 V,同时将噪声裕度提高了 24%,这样就可以集成大量 R2R 印刷逻辑门,并在 ±10 V 工作电压下具有清晰的逻辑电平。基于定制的 p、n-SWCNT-TFT,通过集成 156 个 p、n-SWCNT-TFT,成功演示了完全 R2R 印刷的 4 位算术和逻辑单元。
本文章由计算机程序翻译,如有差异,请以英文原文为准。

Tailoring threshold voltage of R2R printed SWCNT thin film transistors for realizing 4 bit ALU

Tailoring threshold voltage of R2R printed SWCNT thin film transistors for realizing 4 bit ALU
Despite the roll-to-roll (R2R) gravure printing method emerging as an alternative sustainable technology for fabricating logic circuits based on p- and n-types of single-walled carbon nanotube thin film transistors (p,n-SWCNT-TFTs), the wide variation of large threshold voltage (Vth > ~8) in the R2R printed p,n-SWCNT-TFTs prevents the integration of complementary logic circuit. Here, the Vth variation of the p,n-SWCNT-TFTs was narrowed down by developing a method of using the first gravure roll with the minimized superposition error (< ±40 µm) of engraved registration marks and implementing the R2R doping process for tailoring the Vth using polymer-based p- and n-doping inks. Through those two methods, the R2R printed the p,n-SWCNT-TFTs was tailored to shift Vth to near ±2.7 V and reduce Vth variation to ±1.6 V while the noise margin was improved by 24% so that a large number of R2R printed logic gates could be integrated with clear logic levels at ±10 V of operation voltage. Based on the tailored p,n-SWCNT-TFTs, a fully R2R printed 4-bit arithmetic and logic unit was successfully demonstrated by integrating 156 p,n-SWCNT-TFTs.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
CiteScore
17.10
自引率
4.80%
发文量
91
审稿时长
6 weeks
期刊介绍: npj Flexible Electronics is an online-only and open access journal, which publishes high-quality papers related to flexible electronic systems, including plastic electronics and emerging materials, new device design and fabrication technologies, and applications.
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信