通过优化脉冲模式降低直流链路电压纹波,提高电动汽车牵引逆变器的功率密度

IF 5 Q1 ENGINEERING, ELECTRICAL & ELECTRONIC
Maximilian Hepp;Michael Saur;Mark-M. Bakran
{"title":"通过优化脉冲模式降低直流链路电压纹波,提高电动汽车牵引逆变器的功率密度","authors":"Maximilian Hepp;Michael Saur;Mark-M. Bakran","doi":"10.1109/OJPEL.2024.3493169","DOIUrl":null,"url":null,"abstract":"The DC-link capacitor represents a critical component in electric vehicle traction inverters, given that it constitutes the largest single volume within a traction inverter. The DC-link capacitance must be selected carefully, to ensure that the voltage ripple remains within defined limits, as this has a direct impact on the design of other components connected to the high voltage bus. Typical approaches attempt to reduce the required DC-link capacitance by increasing the pulse width modulation (PWM) switching frequency. However, this leads to a compromise as higher switching frequencies can cause additional losses, potentially necessitating a larger area for costly silicon carbide (SiC) semiconductors. In this contribution, optimized pulse patterns (OPPs) are proposed as a solution to improve the DC-link voltage ripple, allowing a reduction in capacitor size and a significant decrease in switching frequency compared to the standard Space-Vector PWM. The paper outlines the mathematical methods for simulating and designing the DC-link regarding voltage ripple and current stress. It compares the simulations for Space-Vector PWM and OPPs, leading to the development of two distinct capacitor designs. The theoretical 20% reduction in the volume of the DC-link capacitor is confirmed through experimental validation on a 250 kW machine test bench setup.","PeriodicalId":93182,"journal":{"name":"IEEE open journal of power electronics","volume":"5 ","pages":"1767-1781"},"PeriodicalIF":5.0000,"publicationDate":"2024-11-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=10746599","citationCount":"0","resultStr":"{\"title\":\"Reducing the DC-Link Voltage Ripple by Optimized Pulse Patterns to Increase the Power Density of Traction Inverters in Electric Vehicles\",\"authors\":\"Maximilian Hepp;Michael Saur;Mark-M. Bakran\",\"doi\":\"10.1109/OJPEL.2024.3493169\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The DC-link capacitor represents a critical component in electric vehicle traction inverters, given that it constitutes the largest single volume within a traction inverter. The DC-link capacitance must be selected carefully, to ensure that the voltage ripple remains within defined limits, as this has a direct impact on the design of other components connected to the high voltage bus. Typical approaches attempt to reduce the required DC-link capacitance by increasing the pulse width modulation (PWM) switching frequency. However, this leads to a compromise as higher switching frequencies can cause additional losses, potentially necessitating a larger area for costly silicon carbide (SiC) semiconductors. In this contribution, optimized pulse patterns (OPPs) are proposed as a solution to improve the DC-link voltage ripple, allowing a reduction in capacitor size and a significant decrease in switching frequency compared to the standard Space-Vector PWM. The paper outlines the mathematical methods for simulating and designing the DC-link regarding voltage ripple and current stress. It compares the simulations for Space-Vector PWM and OPPs, leading to the development of two distinct capacitor designs. The theoretical 20% reduction in the volume of the DC-link capacitor is confirmed through experimental validation on a 250 kW machine test bench setup.\",\"PeriodicalId\":93182,\"journal\":{\"name\":\"IEEE open journal of power electronics\",\"volume\":\"5 \",\"pages\":\"1767-1781\"},\"PeriodicalIF\":5.0000,\"publicationDate\":\"2024-11-07\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=10746599\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"IEEE open journal of power electronics\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://ieeexplore.ieee.org/document/10746599/\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"Q1\",\"JCRName\":\"ENGINEERING, ELECTRICAL & ELECTRONIC\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE open journal of power electronics","FirstCategoryId":"1085","ListUrlMain":"https://ieeexplore.ieee.org/document/10746599/","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q1","JCRName":"ENGINEERING, ELECTRICAL & ELECTRONIC","Score":null,"Total":0}
引用次数: 0

摘要

直流链路电容器是电动汽车牵引逆变器中的关键部件,因为它是牵引逆变器中体积最大的单体。必须谨慎选择直流链路电容,以确保电压纹波保持在规定的范围内,因为这对连接到高压母线的其他组件的设计有直接影响。典型的方法是试图通过提高脉宽调制(PWM)开关频率来降低所需的直流链路电容。然而,这样做会造成折衷,因为较高的开关频率会造成额外的损耗,可能需要在更大的面积上使用昂贵的碳化硅(SiC)半导体。本文提出了优化脉冲模式 (OPP) 作为改善直流链路电压纹波的解决方案,与标准的空间矢量 PWM 相比,可减小电容器尺寸并显著降低开关频率。本文概述了模拟和设计直流链路电压纹波和电流应力的数学方法。它比较了空间矢量 PWM 和 OPP 的模拟,从而开发出两种不同的电容器设计。直流链路电容器的体积理论上可减少 20%,这一点已通过 250 千瓦机器测试台设置的实验验证得到证实。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Reducing the DC-Link Voltage Ripple by Optimized Pulse Patterns to Increase the Power Density of Traction Inverters in Electric Vehicles
The DC-link capacitor represents a critical component in electric vehicle traction inverters, given that it constitutes the largest single volume within a traction inverter. The DC-link capacitance must be selected carefully, to ensure that the voltage ripple remains within defined limits, as this has a direct impact on the design of other components connected to the high voltage bus. Typical approaches attempt to reduce the required DC-link capacitance by increasing the pulse width modulation (PWM) switching frequency. However, this leads to a compromise as higher switching frequencies can cause additional losses, potentially necessitating a larger area for costly silicon carbide (SiC) semiconductors. In this contribution, optimized pulse patterns (OPPs) are proposed as a solution to improve the DC-link voltage ripple, allowing a reduction in capacitor size and a significant decrease in switching frequency compared to the standard Space-Vector PWM. The paper outlines the mathematical methods for simulating and designing the DC-link regarding voltage ripple and current stress. It compares the simulations for Space-Vector PWM and OPPs, leading to the development of two distinct capacitor designs. The theoretical 20% reduction in the volume of the DC-link capacitor is confirmed through experimental validation on a 250 kW machine test bench setup.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
CiteScore
8.60
自引率
0.00%
发文量
0
审稿时长
8 weeks
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信