基于稀疏并行前缀加法器的高性能 ChaCha20 流密码硬件结构

IF 1.8 3区 工程技术 Q3 ENGINEERING, ELECTRICAL & ELECTRONIC
Bahram Rashidi
{"title":"基于稀疏并行前缀加法器的高性能 ChaCha20 流密码硬件结构","authors":"Bahram Rashidi","doi":"10.1002/cta.4264","DOIUrl":null,"url":null,"abstract":"In this paper, a high‐performance and area‐efficient hardware structure of the ChaCha20 stream cipher is presented. The most complex operation in the ChaCha20 stream cipher is addition modulo 2<jats:sup>32</jats:sup>. The addition is used in the round function computations and the addition of the last round result and initial state. We use the proposed sparse parallel prefix adder for the implementation of addition modulo 2<jats:sup>32</jats:sup>, which has a low critical path delay. In the proposed structure, to reduce area consumption, we use resource sharing with minimum hardware. To increase throughput and speed, the four registers are used with two main tasks including the storing intermediate results of the round function and the break critical path delay for the pipeline of the structure. Also, based on the used registers in the structure, the computations of the last clock cycle of the previous round function and the first clock cycle from the next round function are computed concurrently. Implementation results such as delay, computation time, area, and throughput of the proposed structure in 180 nm CMOS technology and FPGA implementation on the device Xilinx Virtex‐7 XC7VX485T are achieved. The achieved results show that the design has better hardware and timing properties compared with other works.","PeriodicalId":13874,"journal":{"name":"International Journal of Circuit Theory and Applications","volume":null,"pages":null},"PeriodicalIF":1.8000,"publicationDate":"2024-09-05","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"High‐Performance Hardware Structure of ChaCha20 Stream Cipher Based on Sparse Parallel Prefix Adder\",\"authors\":\"Bahram Rashidi\",\"doi\":\"10.1002/cta.4264\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In this paper, a high‐performance and area‐efficient hardware structure of the ChaCha20 stream cipher is presented. The most complex operation in the ChaCha20 stream cipher is addition modulo 2<jats:sup>32</jats:sup>. The addition is used in the round function computations and the addition of the last round result and initial state. We use the proposed sparse parallel prefix adder for the implementation of addition modulo 2<jats:sup>32</jats:sup>, which has a low critical path delay. In the proposed structure, to reduce area consumption, we use resource sharing with minimum hardware. To increase throughput and speed, the four registers are used with two main tasks including the storing intermediate results of the round function and the break critical path delay for the pipeline of the structure. Also, based on the used registers in the structure, the computations of the last clock cycle of the previous round function and the first clock cycle from the next round function are computed concurrently. Implementation results such as delay, computation time, area, and throughput of the proposed structure in 180 nm CMOS technology and FPGA implementation on the device Xilinx Virtex‐7 XC7VX485T are achieved. The achieved results show that the design has better hardware and timing properties compared with other works.\",\"PeriodicalId\":13874,\"journal\":{\"name\":\"International Journal of Circuit Theory and Applications\",\"volume\":null,\"pages\":null},\"PeriodicalIF\":1.8000,\"publicationDate\":\"2024-09-05\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"International Journal of Circuit Theory and Applications\",\"FirstCategoryId\":\"5\",\"ListUrlMain\":\"https://doi.org/10.1002/cta.4264\",\"RegionNum\":3,\"RegionCategory\":\"工程技术\",\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"Q3\",\"JCRName\":\"ENGINEERING, ELECTRICAL & ELECTRONIC\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"International Journal of Circuit Theory and Applications","FirstCategoryId":"5","ListUrlMain":"https://doi.org/10.1002/cta.4264","RegionNum":3,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q3","JCRName":"ENGINEERING, ELECTRICAL & ELECTRONIC","Score":null,"Total":0}
引用次数: 0

摘要

本文介绍了一种高性能、面积效率高的 ChaCha20 流密码硬件结构。ChaCha20 流密码中最复杂的操作是加法取模 232。加法运算用于轮函数计算以及上一轮结果和初始状态的加法运算。我们使用所提出的稀疏并行前缀加法器来实现加法调制 232,它的关键路径延迟很低。在所提出的结构中,为了减少面积消耗,我们使用最少的硬件进行资源共享。为了提高吞吐量和速度,我们使用了四个寄存器来完成两个主要任务,包括存储轮函数的中间结果和打破该结构流水线的关键路径延迟。此外,根据结构中使用的寄存器,上一轮函数的最后一个时钟周期和下一轮函数的第一个时钟周期的计算是同时进行的。在 180 nm CMOS 技术和 Xilinx Virtex-7 XC7VX485T FPGA 器件上实现了所提结构的延迟、计算时间、面积和吞吐量等实现结果。结果表明,与其他作品相比,该设计具有更好的硬件和时序特性。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
High‐Performance Hardware Structure of ChaCha20 Stream Cipher Based on Sparse Parallel Prefix Adder
In this paper, a high‐performance and area‐efficient hardware structure of the ChaCha20 stream cipher is presented. The most complex operation in the ChaCha20 stream cipher is addition modulo 232. The addition is used in the round function computations and the addition of the last round result and initial state. We use the proposed sparse parallel prefix adder for the implementation of addition modulo 232, which has a low critical path delay. In the proposed structure, to reduce area consumption, we use resource sharing with minimum hardware. To increase throughput and speed, the four registers are used with two main tasks including the storing intermediate results of the round function and the break critical path delay for the pipeline of the structure. Also, based on the used registers in the structure, the computations of the last clock cycle of the previous round function and the first clock cycle from the next round function are computed concurrently. Implementation results such as delay, computation time, area, and throughput of the proposed structure in 180 nm CMOS technology and FPGA implementation on the device Xilinx Virtex‐7 XC7VX485T are achieved. The achieved results show that the design has better hardware and timing properties compared with other works.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
International Journal of Circuit Theory and Applications
International Journal of Circuit Theory and Applications 工程技术-工程:电子与电气
CiteScore
3.60
自引率
34.80%
发文量
277
审稿时长
4.5 months
期刊介绍: The scope of the Journal comprises all aspects of the theory and design of analog and digital circuits together with the application of the ideas and techniques of circuit theory in other fields of science and engineering. Examples of the areas covered include: Fundamental Circuit Theory together with its mathematical and computational aspects; Circuit modeling of devices; Synthesis and design of filters and active circuits; Neural networks; Nonlinear and chaotic circuits; Signal processing and VLSI; Distributed, switched and digital circuits; Power electronics; Solid state devices. Contributions to CAD and simulation are welcome.
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信