宽输出降压型 DC-DC 电源管理集成电路

IF 2.2 3区 工程技术 Q3 COMPUTER SCIENCE, HARDWARE & ARCHITECTURE
{"title":"宽输出降压型 DC-DC 电源管理集成电路","authors":"","doi":"10.1016/j.vlsi.2024.102278","DOIUrl":null,"url":null,"abstract":"<div><p>-This article designs and develops a wide-input voltage, high-efficiency, small-size, and peak current-mode control step-down DC-DC converter. The Cadence Spectre simulation tool is used for system simulation to verify the performance of the chip. The overall research content of the article includes the function of the output under heavy load, light load and the stability of the output under transient load changes. The specific content of the research is buck synchronous step-down DC-DC converter chip with pulse modulated. It is provided with an input-voltage range of 6 V–80 V and maximum output-voltage range 72 V. The chip possesses wide operating temperature range of −20 °C to 130 °C. The 92 % high-efficiency can be achieved by using a PWM/PFM hybrid modulation method. When achieving transient load jump, the output voltage change shall not exceed 150 mV. The maximum load current of the chip is 1 A. Furthermore, the chip is packaged and samples can be obtained, and the output light load/heavy load, and other functions are tested through the circuit board. In addition, the chip achieved tape out by using 0.18 μm CMOS process with size of 2027 μm <span><math><mrow><mo>×</mo></mrow></math></span> 2020 μm. The converter features current mode control to simplify external compensation and optimize transient response through a wide range of inductors and output capacitors. It can be adopted user-programmable soft-start time to prevent inrush current during startup. It also includes thermal shutdown protection to provide safe and smooth operation in operating conditions.</p></div>","PeriodicalId":54973,"journal":{"name":"Integration-The Vlsi Journal","volume":null,"pages":null},"PeriodicalIF":2.2000,"publicationDate":"2024-09-06","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"A wide-output buck DC-DC power management IC\",\"authors\":\"\",\"doi\":\"10.1016/j.vlsi.2024.102278\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"<div><p>-This article designs and develops a wide-input voltage, high-efficiency, small-size, and peak current-mode control step-down DC-DC converter. The Cadence Spectre simulation tool is used for system simulation to verify the performance of the chip. The overall research content of the article includes the function of the output under heavy load, light load and the stability of the output under transient load changes. The specific content of the research is buck synchronous step-down DC-DC converter chip with pulse modulated. It is provided with an input-voltage range of 6 V–80 V and maximum output-voltage range 72 V. The chip possesses wide operating temperature range of −20 °C to 130 °C. The 92 % high-efficiency can be achieved by using a PWM/PFM hybrid modulation method. When achieving transient load jump, the output voltage change shall not exceed 150 mV. The maximum load current of the chip is 1 A. Furthermore, the chip is packaged and samples can be obtained, and the output light load/heavy load, and other functions are tested through the circuit board. In addition, the chip achieved tape out by using 0.18 μm CMOS process with size of 2027 μm <span><math><mrow><mo>×</mo></mrow></math></span> 2020 μm. The converter features current mode control to simplify external compensation and optimize transient response through a wide range of inductors and output capacitors. It can be adopted user-programmable soft-start time to prevent inrush current during startup. It also includes thermal shutdown protection to provide safe and smooth operation in operating conditions.</p></div>\",\"PeriodicalId\":54973,\"journal\":{\"name\":\"Integration-The Vlsi Journal\",\"volume\":null,\"pages\":null},\"PeriodicalIF\":2.2000,\"publicationDate\":\"2024-09-06\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Integration-The Vlsi Journal\",\"FirstCategoryId\":\"5\",\"ListUrlMain\":\"https://www.sciencedirect.com/science/article/pii/S0167926024001421\",\"RegionNum\":3,\"RegionCategory\":\"工程技术\",\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"Q3\",\"JCRName\":\"COMPUTER SCIENCE, HARDWARE & ARCHITECTURE\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Integration-The Vlsi Journal","FirstCategoryId":"5","ListUrlMain":"https://www.sciencedirect.com/science/article/pii/S0167926024001421","RegionNum":3,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q3","JCRName":"COMPUTER SCIENCE, HARDWARE & ARCHITECTURE","Score":null,"Total":0}
引用次数: 0

摘要

-本文设计并开发了一种宽输入电压、高效率、小尺寸和峰值电流模式控制的降压型 DC-DC 转换器。采用 Cadence Spectre 仿真工具进行系统仿真,以验证芯片的性能。文章的总体研究内容包括重负载、轻负载下的输出功能以及瞬态负载变化下的输出稳定性。具体研究内容为带脉冲调制的降压同步降压型 DC-DC 转换器芯片。该芯片的输入电压范围为 6 V-80 V,最大输出电压范围为 72 V。通过使用 PWM/PFM 混合调制方法,可实现 92% 的高效率。在实现瞬态负载跳变时,输出电压变化不超过 150 mV。芯片的最大负载电流为 1 A。此外,该芯片经过封装,可以获得样品,并通过电路板测试输出轻载/重载等功能。此外,该芯片采用 0.18 μm CMOS 工艺制成,尺寸为 2027 μm × 2020 μm。该转换器采用电流模式控制,可简化外部补偿,并通过各种电感器和输出电容器优化瞬态响应。它可采用用户可编程软启动时间,以防止启动期间出现浪涌电流。它还包括热关断保护,可在工作条件下提供安全平稳的运行。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
A wide-output buck DC-DC power management IC

-This article designs and develops a wide-input voltage, high-efficiency, small-size, and peak current-mode control step-down DC-DC converter. The Cadence Spectre simulation tool is used for system simulation to verify the performance of the chip. The overall research content of the article includes the function of the output under heavy load, light load and the stability of the output under transient load changes. The specific content of the research is buck synchronous step-down DC-DC converter chip with pulse modulated. It is provided with an input-voltage range of 6 V–80 V and maximum output-voltage range 72 V. The chip possesses wide operating temperature range of −20 °C to 130 °C. The 92 % high-efficiency can be achieved by using a PWM/PFM hybrid modulation method. When achieving transient load jump, the output voltage change shall not exceed 150 mV. The maximum load current of the chip is 1 A. Furthermore, the chip is packaged and samples can be obtained, and the output light load/heavy load, and other functions are tested through the circuit board. In addition, the chip achieved tape out by using 0.18 μm CMOS process with size of 2027 μm × 2020 μm. The converter features current mode control to simplify external compensation and optimize transient response through a wide range of inductors and output capacitors. It can be adopted user-programmable soft-start time to prevent inrush current during startup. It also includes thermal shutdown protection to provide safe and smooth operation in operating conditions.

求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
Integration-The Vlsi Journal
Integration-The Vlsi Journal 工程技术-工程:电子与电气
CiteScore
3.80
自引率
5.30%
发文量
107
审稿时长
6 months
期刊介绍: Integration''s aim is to cover every aspect of the VLSI area, with an emphasis on cross-fertilization between various fields of science, and the design, verification, test and applications of integrated circuits and systems, as well as closely related topics in process and device technologies. Individual issues will feature peer-reviewed tutorials and articles as well as reviews of recent publications. The intended coverage of the journal can be assessed by examining the following (non-exclusive) list of topics: Specification methods and languages; Analog/Digital Integrated Circuits and Systems; VLSI architectures; Algorithms, methods and tools for modeling, simulation, synthesis and verification of integrated circuits and systems of any complexity; Embedded systems; High-level synthesis for VLSI systems; Logic synthesis and finite automata; Testing, design-for-test and test generation algorithms; Physical design; Formal verification; Algorithms implemented in VLSI systems; Systems engineering; Heterogeneous systems.
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信