Jiacheng Tang , Bo Fan , Huimin Liu , Manyi Li , Kun Qin
{"title":"具有低静态电流的多零极动态补偿 LDO","authors":"Jiacheng Tang , Bo Fan , Huimin Liu , Manyi Li , Kun Qin","doi":"10.1016/j.aeue.2024.155423","DOIUrl":null,"url":null,"abstract":"<div><p>This paper presents an LDO design tailored to the various power domains of CPUs. In contemporary CPU designs, different functional modules typically necessitate distinct voltage levels, thus requiring a flexible and adjustable power management approach. An LDO with an internally compensated super source follower (SSF) and a multi-zero-pole compensated loop stability is proposed. The SSF is used to reduce the output impedance of the LDO, enhancing its carry-under-load capability. The loop is then transformed into a multi-zero-pole system through Miller compensation, feed-forward compensation, and zero-pole tracking compensation techniques, enabling the LDO to achieve stability and reliability under different loads. The LDO proposed in this study was designed using a 110 nm CMOS process. The LDO can operate within a temperature range of −40–150 °C, with a low quiescent current of 57 μA. The power supply rejection ratio of the circuit is −22 dB at 1 MHz. When the load current jumps from 5 mA to 300 mA within 40 μs, the output voltage experiences an undershoot of 271 mV, an overshoot of 174 mV, and a maximum adjustment time of 100 μs. The load regulation is 0.00267 mV/mA, and the line regulation is 1 mV/V.</p></div>","PeriodicalId":50844,"journal":{"name":"Aeu-International Journal of Electronics and Communications","volume":null,"pages":null},"PeriodicalIF":3.0000,"publicationDate":"2024-07-04","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Multi-zero pole dynamically compensated LDO with low quiescent current\",\"authors\":\"Jiacheng Tang , Bo Fan , Huimin Liu , Manyi Li , Kun Qin\",\"doi\":\"10.1016/j.aeue.2024.155423\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"<div><p>This paper presents an LDO design tailored to the various power domains of CPUs. In contemporary CPU designs, different functional modules typically necessitate distinct voltage levels, thus requiring a flexible and adjustable power management approach. An LDO with an internally compensated super source follower (SSF) and a multi-zero-pole compensated loop stability is proposed. The SSF is used to reduce the output impedance of the LDO, enhancing its carry-under-load capability. The loop is then transformed into a multi-zero-pole system through Miller compensation, feed-forward compensation, and zero-pole tracking compensation techniques, enabling the LDO to achieve stability and reliability under different loads. The LDO proposed in this study was designed using a 110 nm CMOS process. The LDO can operate within a temperature range of −40–150 °C, with a low quiescent current of 57 μA. The power supply rejection ratio of the circuit is −22 dB at 1 MHz. When the load current jumps from 5 mA to 300 mA within 40 μs, the output voltage experiences an undershoot of 271 mV, an overshoot of 174 mV, and a maximum adjustment time of 100 μs. The load regulation is 0.00267 mV/mA, and the line regulation is 1 mV/V.</p></div>\",\"PeriodicalId\":50844,\"journal\":{\"name\":\"Aeu-International Journal of Electronics and Communications\",\"volume\":null,\"pages\":null},\"PeriodicalIF\":3.0000,\"publicationDate\":\"2024-07-04\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Aeu-International Journal of Electronics and Communications\",\"FirstCategoryId\":\"94\",\"ListUrlMain\":\"https://www.sciencedirect.com/science/article/pii/S1434841124003091\",\"RegionNum\":3,\"RegionCategory\":\"计算机科学\",\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"Q2\",\"JCRName\":\"ENGINEERING, ELECTRICAL & ELECTRONIC\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Aeu-International Journal of Electronics and Communications","FirstCategoryId":"94","ListUrlMain":"https://www.sciencedirect.com/science/article/pii/S1434841124003091","RegionNum":3,"RegionCategory":"计算机科学","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q2","JCRName":"ENGINEERING, ELECTRICAL & ELECTRONIC","Score":null,"Total":0}
Multi-zero pole dynamically compensated LDO with low quiescent current
This paper presents an LDO design tailored to the various power domains of CPUs. In contemporary CPU designs, different functional modules typically necessitate distinct voltage levels, thus requiring a flexible and adjustable power management approach. An LDO with an internally compensated super source follower (SSF) and a multi-zero-pole compensated loop stability is proposed. The SSF is used to reduce the output impedance of the LDO, enhancing its carry-under-load capability. The loop is then transformed into a multi-zero-pole system through Miller compensation, feed-forward compensation, and zero-pole tracking compensation techniques, enabling the LDO to achieve stability and reliability under different loads. The LDO proposed in this study was designed using a 110 nm CMOS process. The LDO can operate within a temperature range of −40–150 °C, with a low quiescent current of 57 μA. The power supply rejection ratio of the circuit is −22 dB at 1 MHz. When the load current jumps from 5 mA to 300 mA within 40 μs, the output voltage experiences an undershoot of 271 mV, an overshoot of 174 mV, and a maximum adjustment time of 100 μs. The load regulation is 0.00267 mV/mA, and the line regulation is 1 mV/V.
期刊介绍:
AEÜ is an international scientific journal which publishes both original works and invited tutorials. The journal''s scope covers all aspects of theory and design of circuits, systems and devices for electronics, signal processing, and communication, including:
signal and system theory, digital signal processing
network theory and circuit design
information theory, communication theory and techniques, modulation, source and channel coding
switching theory and techniques, communication protocols
optical communications
microwave theory and techniques, radar, sonar
antennas, wave propagation
AEÜ publishes full papers and letters with very short turn around time but a high standard review process. Review cycles are typically finished within twelve weeks by application of modern electronic communication facilities.