通过 Na-flux 方法在 GaN 基底面上制造的垂直晶体管的特性以及将基面扩大到超过 6 英寸的情况

Masayuki Imanishi, S. Usami, K. Murakami, K. Okumura, Kosuke Nakamura, K. Kakinouchi, Y. Otoki, Tomio Yamashita, Naohiro Tsurumi, Satoshi Tamura, Hiroshi Ohno, Y. Okayama, Taku Fujimori, Seiji Nagai, Miki Moriyama, Yusuke Mori
{"title":"通过 Na-flux 方法在 GaN 基底面上制造的垂直晶体管的特性以及将基面扩大到超过 6 英寸的情况","authors":"Masayuki Imanishi, S. Usami, K. Murakami, K. Okumura, Kosuke Nakamura, K. Kakinouchi, Y. Otoki, Tomio Yamashita, Naohiro Tsurumi, Satoshi Tamura, Hiroshi Ohno, Y. Okayama, Taku Fujimori, Seiji Nagai, Miki Moriyama, Yusuke Mori","doi":"10.1002/pssr.202400106","DOIUrl":null,"url":null,"abstract":"The Na‐flux method is expected to be a key GaN growth technique for obtainning ideal bulk GaN crystals. Herein we describe the structural quality of the latest GaN crystals grown using the Na‐flux method and, for the first time, the characteristics of a vertical transistor fabricated on a GaN substrate grown using this method. Vertical transistors exhibit normally off operation with a gate voltage threshold exceeding 2 V and a maximum drain current of 3.3 A during the on‐state operation. Additionally, it demonstrates a breakdown voltage exceeding 600 V and a low leakage current during off‐state operation. We also describe that the variation in the on‐resistance can be minimized using GaN substrates with minimal off‐angle variations. This is crucial for achieving the large‐current chips required for future demonstration of actual devices. In addition, the reverse I–V characteristics of the parasitic p–n junction diode structures indicate a reduction in the number of devices with a significant leakage current compared to commercially available GaN substrates. Finally, we demonstrate a circular GaN substrate with a diameter of 161 mm, surpassing 6 in, grown using the Na‐flux method, making it the largest GaN substrate aside from those produced through the tiling technique.This article is protected by copyright. All rights reserved.","PeriodicalId":20059,"journal":{"name":"physica status solidi (RRL) – Rapid Research Letters","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"2024-06-08","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Characteristics of Vertical Transistors on a GaN Substrate Fabricated via Na‐flux Method and Enlargement of the Substrate Surpassing 6 Inches\",\"authors\":\"Masayuki Imanishi, S. Usami, K. Murakami, K. Okumura, Kosuke Nakamura, K. Kakinouchi, Y. Otoki, Tomio Yamashita, Naohiro Tsurumi, Satoshi Tamura, Hiroshi Ohno, Y. Okayama, Taku Fujimori, Seiji Nagai, Miki Moriyama, Yusuke Mori\",\"doi\":\"10.1002/pssr.202400106\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The Na‐flux method is expected to be a key GaN growth technique for obtainning ideal bulk GaN crystals. Herein we describe the structural quality of the latest GaN crystals grown using the Na‐flux method and, for the first time, the characteristics of a vertical transistor fabricated on a GaN substrate grown using this method. Vertical transistors exhibit normally off operation with a gate voltage threshold exceeding 2 V and a maximum drain current of 3.3 A during the on‐state operation. Additionally, it demonstrates a breakdown voltage exceeding 600 V and a low leakage current during off‐state operation. We also describe that the variation in the on‐resistance can be minimized using GaN substrates with minimal off‐angle variations. This is crucial for achieving the large‐current chips required for future demonstration of actual devices. In addition, the reverse I–V characteristics of the parasitic p–n junction diode structures indicate a reduction in the number of devices with a significant leakage current compared to commercially available GaN substrates. Finally, we demonstrate a circular GaN substrate with a diameter of 161 mm, surpassing 6 in, grown using the Na‐flux method, making it the largest GaN substrate aside from those produced through the tiling technique.This article is protected by copyright. All rights reserved.\",\"PeriodicalId\":20059,\"journal\":{\"name\":\"physica status solidi (RRL) – Rapid Research Letters\",\"volume\":null,\"pages\":null},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2024-06-08\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"physica status solidi (RRL) – Rapid Research Letters\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1002/pssr.202400106\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"physica status solidi (RRL) – Rapid Research Letters","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1002/pssr.202400106","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

Na-flux方法有望成为获得理想块状氮化镓晶体的关键氮化镓生长技术。在此,我们介绍了采用 Na-flux 法生长的最新 GaN 晶体的结构质量,并首次介绍了在采用这种方法生长的 GaN 衬底上制造的垂直晶体管的特性。垂直晶体管在正常关闭状态下工作,栅极电压阈值超过 2 V,导通状态下的最大漏极电流为 3.3 A。此外,它的击穿电压超过 600 V,在关态工作时漏电流较低。我们还介绍了使用偏角变化最小的氮化镓衬底可以最大限度地减小导通电阻的变化。这对于实现未来实际器件演示所需的大电流芯片至关重要。此外,寄生 p-n 结二极管结构的反向 I-V 特性表明,与商用氮化镓衬底相比,具有显著漏电流的器件数量有所减少。最后,我们展示了使用 Na-flux 方法生长的直径超过 6 英寸、长达 161 毫米的圆形氮化镓衬底,使其成为除通过平铺技术生产的衬底之外最大的氮化镓衬底。本文受版权保护。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Characteristics of Vertical Transistors on a GaN Substrate Fabricated via Na‐flux Method and Enlargement of the Substrate Surpassing 6 Inches
The Na‐flux method is expected to be a key GaN growth technique for obtainning ideal bulk GaN crystals. Herein we describe the structural quality of the latest GaN crystals grown using the Na‐flux method and, for the first time, the characteristics of a vertical transistor fabricated on a GaN substrate grown using this method. Vertical transistors exhibit normally off operation with a gate voltage threshold exceeding 2 V and a maximum drain current of 3.3 A during the on‐state operation. Additionally, it demonstrates a breakdown voltage exceeding 600 V and a low leakage current during off‐state operation. We also describe that the variation in the on‐resistance can be minimized using GaN substrates with minimal off‐angle variations. This is crucial for achieving the large‐current chips required for future demonstration of actual devices. In addition, the reverse I–V characteristics of the parasitic p–n junction diode structures indicate a reduction in the number of devices with a significant leakage current compared to commercially available GaN substrates. Finally, we demonstrate a circular GaN substrate with a diameter of 161 mm, surpassing 6 in, grown using the Na‐flux method, making it the largest GaN substrate aside from those produced through the tiling technique.This article is protected by copyright. All rights reserved.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信