用于假肢异常检测的可重构近传感器处理器

Jiayu Huang;Zikai Zhu;Peng Su;Dejiu Chen;Li-Rong Zheng;Zhuo Zou
{"title":"用于假肢异常检测的可重构近传感器处理器","authors":"Jiayu Huang;Zikai Zhu;Peng Su;Dejiu Chen;Li-Rong Zheng;Zhuo Zou","doi":"10.1109/TBCAS.2024.3370571","DOIUrl":null,"url":null,"abstract":"This paper presents a reconfigurable near-sensor anomaly detection processor to real-time monitor the potential anomalous behaviors of amputees with limb prostheses. The processor is low-power, low-latency, and suitable for equipment on the prostheses and comprises a reconfigurable Variational Autoencoder (VAE), a scalable Self-Organizing Map (SOM) Array, and a window-size-adjustable Markov Chain, which can implement an integrated miniaturized anomaly detection system. With the reconfigurable VAE, the proposed processor can support up to 64 sensor sampling channels programmable by global configuration, which can meet the anomaly detection requirements in different scenarios. A scalable SOM array allows for the selection of different sizes based on the complexity of the data. Unlike traditional time accumulation-based anomaly detection methods, the Markov Chain is utilized to detect time-series-based anomalous data. The processor is designed and fabricated in a UMC 40-nm LP technology with a core area of 1.49 mm\n<inline-formula><tex-math>${}^{2}$</tex-math></inline-formula>\n and a power consumption of 1.81 mW. It achieves real-time detection performance with 0.933 average F1 Score for the FSP dataset within 24.22 \n<inline-formula><tex-math>$\\mu$</tex-math></inline-formula>\ns, and 0.956 average F1 Score for the SFDLA-12 dataset within 30.48 \n<inline-formula><tex-math>$\\mu$</tex-math></inline-formula>\ns. The energy dissipation of detection for each input feature is 43.84 nJ with the FSP dataset, and 55.17 nJ with the SFDLA-12 dataset. Compared with ARM Cortex-M4 and ARM Cortex-M33 microcontrollers, the processor achieves energy and area efficiency improvements ranging from 257\n<inline-formula><tex-math>$\\boldsymbol{\\times}$</tex-math></inline-formula>\n, 193\n<inline-formula><tex-math>$\\boldsymbol{\\times}$</tex-math></inline-formula>\n and 11\n<inline-formula><tex-math>$\\boldsymbol{\\times}$</tex-math></inline-formula>\n, 8\n<inline-formula><tex-math>$\\boldsymbol{\\times}$</tex-math></inline-formula>\n, respectively.","PeriodicalId":94031,"journal":{"name":"IEEE transactions on biomedical circuits and systems","volume":"18 5","pages":"976-989"},"PeriodicalIF":0.0000,"publicationDate":"2024-02-28","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"A Reconfigurable Near-Sensor Processor for Anomaly Detection in Limb Prostheses\",\"authors\":\"Jiayu Huang;Zikai Zhu;Peng Su;Dejiu Chen;Li-Rong Zheng;Zhuo Zou\",\"doi\":\"10.1109/TBCAS.2024.3370571\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper presents a reconfigurable near-sensor anomaly detection processor to real-time monitor the potential anomalous behaviors of amputees with limb prostheses. The processor is low-power, low-latency, and suitable for equipment on the prostheses and comprises a reconfigurable Variational Autoencoder (VAE), a scalable Self-Organizing Map (SOM) Array, and a window-size-adjustable Markov Chain, which can implement an integrated miniaturized anomaly detection system. With the reconfigurable VAE, the proposed processor can support up to 64 sensor sampling channels programmable by global configuration, which can meet the anomaly detection requirements in different scenarios. A scalable SOM array allows for the selection of different sizes based on the complexity of the data. Unlike traditional time accumulation-based anomaly detection methods, the Markov Chain is utilized to detect time-series-based anomalous data. The processor is designed and fabricated in a UMC 40-nm LP technology with a core area of 1.49 mm\\n<inline-formula><tex-math>${}^{2}$</tex-math></inline-formula>\\n and a power consumption of 1.81 mW. It achieves real-time detection performance with 0.933 average F1 Score for the FSP dataset within 24.22 \\n<inline-formula><tex-math>$\\\\mu$</tex-math></inline-formula>\\ns, and 0.956 average F1 Score for the SFDLA-12 dataset within 30.48 \\n<inline-formula><tex-math>$\\\\mu$</tex-math></inline-formula>\\ns. The energy dissipation of detection for each input feature is 43.84 nJ with the FSP dataset, and 55.17 nJ with the SFDLA-12 dataset. Compared with ARM Cortex-M4 and ARM Cortex-M33 microcontrollers, the processor achieves energy and area efficiency improvements ranging from 257\\n<inline-formula><tex-math>$\\\\boldsymbol{\\\\times}$</tex-math></inline-formula>\\n, 193\\n<inline-formula><tex-math>$\\\\boldsymbol{\\\\times}$</tex-math></inline-formula>\\n and 11\\n<inline-formula><tex-math>$\\\\boldsymbol{\\\\times}$</tex-math></inline-formula>\\n, 8\\n<inline-formula><tex-math>$\\\\boldsymbol{\\\\times}$</tex-math></inline-formula>\\n, respectively.\",\"PeriodicalId\":94031,\"journal\":{\"name\":\"IEEE transactions on biomedical circuits and systems\",\"volume\":\"18 5\",\"pages\":\"976-989\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2024-02-28\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"IEEE transactions on biomedical circuits and systems\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://ieeexplore.ieee.org/document/10453270/\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE transactions on biomedical circuits and systems","FirstCategoryId":"1085","ListUrlMain":"https://ieeexplore.ieee.org/document/10453270/","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

本文介绍了一种可重新配置的近传感器异常检测处理器,用于实时监测装有义肢的截肢者的潜在异常行为。该处理器低功耗、低延迟,适合安装在假肢上,由可重构的变异自动编码器(VAE)、可扩展的自组织图(SOM)阵列和窗口大小可调的马尔可夫链组成,可实现集成的微型异常检测系统。利用可重新配置的 VAE,所提出的处理器可通过全局配置支持多达 64 个可编程的传感器采样通道,从而满足不同场景下的异常检测要求。可扩展的 SOM 阵列可根据数据的复杂程度选择不同的大小。与传统的基于时间累积的异常检测方法不同,马尔可夫链被用来检测基于时间序列的异常数据。该处理器采用 UMC 40-nm LP 技术设计和制造,内核面积为 1.49 mm2,功耗为 1.81 mW。它实现了实时检测性能,对 FSP 数据集的平均 F1 得分在 24.22 μs 内达到 0.933,对 SFDLA-12 数据集的平均 F1 得分在 30.48 μs 内达到 0.956。对 FSP 数据集而言,每个输入特征的检测能耗为 43.84 nJ,对 SFDLA-12 数据集而言,每个输入特征的检测能耗为 55.17 nJ。与 ARM Cortex-M4 和 ARM Cortex-M33 微控制器相比,该处理器的能效和面积效率分别提高了 257 倍、193 倍和 11 倍、8 倍。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
A Reconfigurable Near-Sensor Processor for Anomaly Detection in Limb Prostheses
This paper presents a reconfigurable near-sensor anomaly detection processor to real-time monitor the potential anomalous behaviors of amputees with limb prostheses. The processor is low-power, low-latency, and suitable for equipment on the prostheses and comprises a reconfigurable Variational Autoencoder (VAE), a scalable Self-Organizing Map (SOM) Array, and a window-size-adjustable Markov Chain, which can implement an integrated miniaturized anomaly detection system. With the reconfigurable VAE, the proposed processor can support up to 64 sensor sampling channels programmable by global configuration, which can meet the anomaly detection requirements in different scenarios. A scalable SOM array allows for the selection of different sizes based on the complexity of the data. Unlike traditional time accumulation-based anomaly detection methods, the Markov Chain is utilized to detect time-series-based anomalous data. The processor is designed and fabricated in a UMC 40-nm LP technology with a core area of 1.49 mm ${}^{2}$ and a power consumption of 1.81 mW. It achieves real-time detection performance with 0.933 average F1 Score for the FSP dataset within 24.22 $\mu$ s, and 0.956 average F1 Score for the SFDLA-12 dataset within 30.48 $\mu$ s. The energy dissipation of detection for each input feature is 43.84 nJ with the FSP dataset, and 55.17 nJ with the SFDLA-12 dataset. Compared with ARM Cortex-M4 and ARM Cortex-M33 microcontrollers, the processor achieves energy and area efficiency improvements ranging from 257 $\boldsymbol{\times}$ , 193 $\boldsymbol{\times}$ and 11 $\boldsymbol{\times}$ , 8 $\boldsymbol{\times}$ , respectively.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信