基于 FPGA 的 DSP 应用中的高速节能定点有符号乘法器

{"title":"基于 FPGA 的 DSP 应用中的高速节能定点有符号乘法器","authors":"Mitul Sudhirkumar Nagar, Aditya Mathuriya, Sohan H. Patel, Pinalkumar J. Engineer","doi":"10.1109/les.2024.3364698","DOIUrl":null,"url":null,"abstract":"","PeriodicalId":56143,"journal":{"name":"IEEE Embedded Systems Letters","volume":"52 1","pages":""},"PeriodicalIF":1.7000,"publicationDate":"2024-02-12","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"High-Speed Energy-Efficient Fixed-Point Signed Multipliers for FPGA-Based DSP Applications\",\"authors\":\"Mitul Sudhirkumar Nagar, Aditya Mathuriya, Sohan H. Patel, Pinalkumar J. Engineer\",\"doi\":\"10.1109/les.2024.3364698\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"\",\"PeriodicalId\":56143,\"journal\":{\"name\":\"IEEE Embedded Systems Letters\",\"volume\":\"52 1\",\"pages\":\"\"},\"PeriodicalIF\":1.7000,\"publicationDate\":\"2024-02-12\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"IEEE Embedded Systems Letters\",\"FirstCategoryId\":\"94\",\"ListUrlMain\":\"https://doi.org/10.1109/les.2024.3364698\",\"RegionNum\":4,\"RegionCategory\":\"计算机科学\",\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"Q3\",\"JCRName\":\"COMPUTER SCIENCE, HARDWARE & ARCHITECTURE\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE Embedded Systems Letters","FirstCategoryId":"94","ListUrlMain":"https://doi.org/10.1109/les.2024.3364698","RegionNum":4,"RegionCategory":"计算机科学","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q3","JCRName":"COMPUTER SCIENCE, HARDWARE & ARCHITECTURE","Score":null,"Total":0}