为具有高 dv/dt 的高压 SiC MOSFET 提供超快响应的去耦保护

IF 7.9 Q1 ENGINEERING, ELECTRICAL & ELECTRONIC
Xingxuan Huang;Dingrui Li;Min Lin;Leon M. Tolbert;Fred Wang;William Giewont
{"title":"为具有高 dv/dt 的高压 SiC MOSFET 提供超快响应的去耦保护","authors":"Xingxuan Huang;Dingrui Li;Min Lin;Leon M. Tolbert;Fred Wang;William Giewont","doi":"10.1109/OJIA.2024.3353309","DOIUrl":null,"url":null,"abstract":"This article presents a desat protection scheme with the ultrafast response for high-voltage (>3.3 kV) SiC MOSFETs. Its working principle is the same as the conventional desat protection designed for high-voltage SiC MOSFETs, yet its blanking time is implemented by fully considering the influence of high negative \n<italic>dv<sub>ds</sub>/dt</i>\n during the fast turn-\n<sc>on</small>\n transient. With the same circuitry as the conventional desat protection, the proposed protection scheme can significantly shorten the response time of the desat protection when it is used to protect high-voltage SiC MOSFETs. In addition, the proposed protection scheme with ultrafast response features strong noise immunity, low-cost, and simple implementation. By taking advantage of the high \n<italic>dv/dt</i>\n during the normal turn-\n<sc>on</small>\n transients, the proposed protection scheme can be even faster when the MOSFET has a faster switching speed. Design details and the response speed analysis under various short circuit faults are presented in detail. A half bridge phase leg based on discrete 10 kV/20 A SiC MOSFETs is built to demonstrate the proposed protection scheme. Experimental results at 6.5 kV validate the ultrafast response (115 ns response time under a hard switching fault, 155 ns response time under a fault under load), and strong noise immunity of the proposed desat protection scheme.","PeriodicalId":100629,"journal":{"name":"IEEE Open Journal of Industry Applications","volume":"5 ","pages":"94-105"},"PeriodicalIF":7.9000,"publicationDate":"2024-01-22","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=10411019","citationCount":"0","resultStr":"{\"title\":\"Desat Protection With Ultrafast Response for High-Voltage SiC MOSFETs With High dv/dt\",\"authors\":\"Xingxuan Huang;Dingrui Li;Min Lin;Leon M. Tolbert;Fred Wang;William Giewont\",\"doi\":\"10.1109/OJIA.2024.3353309\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This article presents a desat protection scheme with the ultrafast response for high-voltage (>3.3 kV) SiC MOSFETs. Its working principle is the same as the conventional desat protection designed for high-voltage SiC MOSFETs, yet its blanking time is implemented by fully considering the influence of high negative \\n<italic>dv<sub>ds</sub>/dt</i>\\n during the fast turn-\\n<sc>on</small>\\n transient. With the same circuitry as the conventional desat protection, the proposed protection scheme can significantly shorten the response time of the desat protection when it is used to protect high-voltage SiC MOSFETs. In addition, the proposed protection scheme with ultrafast response features strong noise immunity, low-cost, and simple implementation. By taking advantage of the high \\n<italic>dv/dt</i>\\n during the normal turn-\\n<sc>on</small>\\n transients, the proposed protection scheme can be even faster when the MOSFET has a faster switching speed. Design details and the response speed analysis under various short circuit faults are presented in detail. A half bridge phase leg based on discrete 10 kV/20 A SiC MOSFETs is built to demonstrate the proposed protection scheme. Experimental results at 6.5 kV validate the ultrafast response (115 ns response time under a hard switching fault, 155 ns response time under a fault under load), and strong noise immunity of the proposed desat protection scheme.\",\"PeriodicalId\":100629,\"journal\":{\"name\":\"IEEE Open Journal of Industry Applications\",\"volume\":\"5 \",\"pages\":\"94-105\"},\"PeriodicalIF\":7.9000,\"publicationDate\":\"2024-01-22\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=10411019\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"IEEE Open Journal of Industry Applications\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://ieeexplore.ieee.org/document/10411019/\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"Q1\",\"JCRName\":\"ENGINEERING, ELECTRICAL & ELECTRONIC\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE Open Journal of Industry Applications","FirstCategoryId":"1085","ListUrlMain":"https://ieeexplore.ieee.org/document/10411019/","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q1","JCRName":"ENGINEERING, ELECTRICAL & ELECTRONIC","Score":null,"Total":0}
引用次数: 0

摘要

本文介绍了一种针对高压(>3.3 kV)SiC MOSFET 的超快响应失压保护方案。其工作原理与为高压 SiC MOSFET 设计的传统失压保护相同,但其消隐时间是通过充分考虑快速导通瞬态期间高负 dvds/dt 的影响来实现的。在电路与传统失效保护相同的情况下,当拟议的保护方案用于保护高压 SiC MOSFET 时,它能显著缩短失效保护的响应时间。此外,所提出的超快响应保护方案还具有抗噪能力强、成本低和实施简单等特点。通过利用正常导通瞬态期间的高 dv/dt,当 MOSFET 开关速度较快时,所提出的保护方案甚至可以更快。本文详细介绍了设计细节和各种短路故障下的响应速度分析。建立了一个基于离散 10 kV/20 A SiC MOSFET 的半桥相腿,以演示所提出的保护方案。6.5 kV 下的实验结果验证了所提出的脱扣保护方案的超快响应速度(硬开关故障下 115 ns 响应时间,负载故障下 155 ns 响应时间)和强大的抗噪能力。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Desat Protection With Ultrafast Response for High-Voltage SiC MOSFETs With High dv/dt
This article presents a desat protection scheme with the ultrafast response for high-voltage (>3.3 kV) SiC MOSFETs. Its working principle is the same as the conventional desat protection designed for high-voltage SiC MOSFETs, yet its blanking time is implemented by fully considering the influence of high negative dvds/dt during the fast turn- on transient. With the same circuitry as the conventional desat protection, the proposed protection scheme can significantly shorten the response time of the desat protection when it is used to protect high-voltage SiC MOSFETs. In addition, the proposed protection scheme with ultrafast response features strong noise immunity, low-cost, and simple implementation. By taking advantage of the high dv/dt during the normal turn- on transients, the proposed protection scheme can be even faster when the MOSFET has a faster switching speed. Design details and the response speed analysis under various short circuit faults are presented in detail. A half bridge phase leg based on discrete 10 kV/20 A SiC MOSFETs is built to demonstrate the proposed protection scheme. Experimental results at 6.5 kV validate the ultrafast response (115 ns response time under a hard switching fault, 155 ns response time under a fault under load), and strong noise immunity of the proposed desat protection scheme.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
CiteScore
13.50
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信