{"title":"高性能 20-T 混合全加法器电路的设计与实现","authors":"Jyoti Kandpal, Abhishek Tomar","doi":"10.1007/s10470-023-02219-y","DOIUrl":null,"url":null,"abstract":"<div><p>A new high-performance exclusive OR/exclusive NOR (XOR/XNOR) architecture with ten transistors is proposed in this work. Our research focused on implementing a hybrid exclusive OR/exclusive NOR circuit to achieve high performance, good driving capability, and low energy operation for deep sub-micrometer applications. Afterwards, a full adder (FA) circuit is implemented using the proposed exclusive OR/exclusive NOR design. All circuits are examined and simulated using Generic Process Design Kit 90 nm CMOS technology and a cadence spectra simulator. In terms of power delay product (PDP), the simulation results indicate that the proposed exclusive OR/exclusive NOR and FA design is more efficient than the existing circuits. In addition, the proposed exclusive OR/exclusive NOR and FA are implemented at the device level with Visual TCAD (Technology Computer-Aided Design) software, and the performance is tested using the Genius simulator.</p></div>","PeriodicalId":7827,"journal":{"name":"Analog Integrated Circuits and Signal Processing","volume":"119 1","pages":"97 - 110"},"PeriodicalIF":1.2000,"publicationDate":"2023-12-27","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Design and implementation of high-performance 20-T hybrid full adder circuit\",\"authors\":\"Jyoti Kandpal, Abhishek Tomar\",\"doi\":\"10.1007/s10470-023-02219-y\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"<div><p>A new high-performance exclusive OR/exclusive NOR (XOR/XNOR) architecture with ten transistors is proposed in this work. Our research focused on implementing a hybrid exclusive OR/exclusive NOR circuit to achieve high performance, good driving capability, and low energy operation for deep sub-micrometer applications. Afterwards, a full adder (FA) circuit is implemented using the proposed exclusive OR/exclusive NOR design. All circuits are examined and simulated using Generic Process Design Kit 90 nm CMOS technology and a cadence spectra simulator. In terms of power delay product (PDP), the simulation results indicate that the proposed exclusive OR/exclusive NOR and FA design is more efficient than the existing circuits. In addition, the proposed exclusive OR/exclusive NOR and FA are implemented at the device level with Visual TCAD (Technology Computer-Aided Design) software, and the performance is tested using the Genius simulator.</p></div>\",\"PeriodicalId\":7827,\"journal\":{\"name\":\"Analog Integrated Circuits and Signal Processing\",\"volume\":\"119 1\",\"pages\":\"97 - 110\"},\"PeriodicalIF\":1.2000,\"publicationDate\":\"2023-12-27\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Analog Integrated Circuits and Signal Processing\",\"FirstCategoryId\":\"5\",\"ListUrlMain\":\"https://link.springer.com/article/10.1007/s10470-023-02219-y\",\"RegionNum\":4,\"RegionCategory\":\"工程技术\",\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"Q4\",\"JCRName\":\"COMPUTER SCIENCE, HARDWARE & ARCHITECTURE\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Analog Integrated Circuits and Signal Processing","FirstCategoryId":"5","ListUrlMain":"https://link.springer.com/article/10.1007/s10470-023-02219-y","RegionNum":4,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q4","JCRName":"COMPUTER SCIENCE, HARDWARE & ARCHITECTURE","Score":null,"Total":0}
引用次数: 0
摘要
本研究提出了一种具有十个晶体管的新型高性能独占 OR/ 独占 NOR（XOR/XNOR）架构。我们的研究重点是实现混合排他性 OR/ 排他性 NOR 电路，从而为深亚微米应用实现高性能、良好的驱动能力和低能耗运行。随后，使用所提出的排他性 OR/ 排他性 NOR 设计实现了全加法器 (FA) 电路。所有电路都使用通用工艺设计套件 90 纳米 CMOS 技术和 cadence 光谱模拟器进行了检查和模拟。仿真结果表明，就功率延迟积（PDP）而言，建议的独占 OR/ 独占 NOR 和 FA 设计比现有电路更高效。此外，利用 Visual TCAD（技术计算机辅助设计）软件在器件级实现了拟议的排他性 OR/ 排他性 NOR 和 FA，并利用 Genius 仿真器测试了其性能。
Design and implementation of high-performance 20-T hybrid full adder circuit
A new high-performance exclusive OR/exclusive NOR (XOR/XNOR) architecture with ten transistors is proposed in this work. Our research focused on implementing a hybrid exclusive OR/exclusive NOR circuit to achieve high performance, good driving capability, and low energy operation for deep sub-micrometer applications. Afterwards, a full adder (FA) circuit is implemented using the proposed exclusive OR/exclusive NOR design. All circuits are examined and simulated using Generic Process Design Kit 90 nm CMOS technology and a cadence spectra simulator. In terms of power delay product (PDP), the simulation results indicate that the proposed exclusive OR/exclusive NOR and FA design is more efficient than the existing circuits. In addition, the proposed exclusive OR/exclusive NOR and FA are implemented at the device level with Visual TCAD (Technology Computer-Aided Design) software, and the performance is tested using the Genius simulator.
期刊介绍：
Analog Integrated Circuits and Signal Processing is an archival peer reviewed journal dedicated to the design and application of analog, radio frequency (RF), and mixed signal integrated circuits (ICs) as well as signal processing circuits and systems. It features both new research results and tutorial views and reflects the large volume of cutting-edge research activity in the worldwide field today.
A partial list of topics includes analog and mixed signal interface circuits and systems; analog and RFIC design; data converters; active-RC, switched-capacitor, and continuous-time integrated filters; mixed analog/digital VLSI systems; wireless radio transceivers; clock and data recovery circuits; and high speed optoelectronic circuits and systems.
求助内容：
应助结果提醒方式：
京公网安备 11010802042870号
