Leo Buron, Andreas Erbslöh, Karsten Seidl, Gregor Schiele, Karsten Seidl, Zia Ur-Rehman, Christian Klaes
{"title":"Deep.Neural.Signal。Pre-Processor -迈向ai增强型端到端BCIs","authors":"Leo Buron, Andreas Erbslöh, Karsten Seidl, Gregor Schiele, Karsten Seidl, Zia Ur-Rehman, Christian Klaes","doi":"10.1515/cdbme-2023-1118","DOIUrl":null,"url":null,"abstract":"Abstract This paper presents a software-based Python framework for developing future AI-enhanced end-to-end Brain-Computer-Interfaces (BCI). This framework contains modules from the emulated analogue front-end and from neural signal pre-processing for invasive neural applications. These modules can be assembled into several pipeline versions for evaluation and benchmarking. The aim of this framework is to accelerate the development of BCIs due to system-wide optimizations in order to set the requirements for hardware development without prior knowledge on the basis of accuracy (recall and precision) and latency. In the next step, the pipeline can be optimised for on-chip and embedded execution.","PeriodicalId":10739,"journal":{"name":"Current Directions in Biomedical Engineering","volume":"13 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2023-09-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Deep.Neural.Signal.Pre-Processor - Towards Development of AI-enhanced End-to-End BCIs\",\"authors\":\"Leo Buron, Andreas Erbslöh, Karsten Seidl, Gregor Schiele, Karsten Seidl, Zia Ur-Rehman, Christian Klaes\",\"doi\":\"10.1515/cdbme-2023-1118\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Abstract This paper presents a software-based Python framework for developing future AI-enhanced end-to-end Brain-Computer-Interfaces (BCI). This framework contains modules from the emulated analogue front-end and from neural signal pre-processing for invasive neural applications. These modules can be assembled into several pipeline versions for evaluation and benchmarking. The aim of this framework is to accelerate the development of BCIs due to system-wide optimizations in order to set the requirements for hardware development without prior knowledge on the basis of accuracy (recall and precision) and latency. In the next step, the pipeline can be optimised for on-chip and embedded execution.\",\"PeriodicalId\":10739,\"journal\":{\"name\":\"Current Directions in Biomedical Engineering\",\"volume\":\"13 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2023-09-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Current Directions in Biomedical Engineering\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1515/cdbme-2023-1118\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"Q4\",\"JCRName\":\"Engineering\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Current Directions in Biomedical Engineering","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1515/cdbme-2023-1118","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q4","JCRName":"Engineering","Score":null,"Total":0}
Deep.Neural.Signal.Pre-Processor - Towards Development of AI-enhanced End-to-End BCIs
Abstract This paper presents a software-based Python framework for developing future AI-enhanced end-to-end Brain-Computer-Interfaces (BCI). This framework contains modules from the emulated analogue front-end and from neural signal pre-processing for invasive neural applications. These modules can be assembled into several pipeline versions for evaluation and benchmarking. The aim of this framework is to accelerate the development of BCIs due to system-wide optimizations in order to set the requirements for hardware development without prior knowledge on the basis of accuracy (recall and precision) and latency. In the next step, the pipeline can be optimised for on-chip and embedded execution.