A. de Lange, A.J. van der Hoeven, E. Deprettere, P. Dewilde
{"title":"用于数字信号处理的专用IC:浮点流水线CORDIC处理器","authors":"A. de Lange, A.J. van der Hoeven, E. Deprettere, P. Dewilde","doi":"10.1109/EASIC.1990.207911","DOIUrl":null,"url":null,"abstract":"Describes concepts, design and implementation of a Coordinate Rotation Digital Computer (CORDIC) processor element that can be used in processor arrays for high-speed processing. The processor is intended to achieve maximal throughput m-matrix computations. It is a systolic processor that performs plane rotations in two different coordinate systems.<<ETX>>","PeriodicalId":205695,"journal":{"name":"[Proceedings] EURO ASIC `90","volume":"47 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1990-05-29","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"4","resultStr":"{\"title\":\"An application specific IC for digital signal processing: the floating point pipeline CORDIC processor\",\"authors\":\"A. de Lange, A.J. van der Hoeven, E. Deprettere, P. Dewilde\",\"doi\":\"10.1109/EASIC.1990.207911\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Describes concepts, design and implementation of a Coordinate Rotation Digital Computer (CORDIC) processor element that can be used in processor arrays for high-speed processing. The processor is intended to achieve maximal throughput m-matrix computations. It is a systolic processor that performs plane rotations in two different coordinate systems.<<ETX>>\",\"PeriodicalId\":205695,\"journal\":{\"name\":\"[Proceedings] EURO ASIC `90\",\"volume\":\"47 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1990-05-29\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"4\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"[Proceedings] EURO ASIC `90\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/EASIC.1990.207911\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"[Proceedings] EURO ASIC `90","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/EASIC.1990.207911","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
An application specific IC for digital signal processing: the floating point pipeline CORDIC processor
Describes concepts, design and implementation of a Coordinate Rotation Digital Computer (CORDIC) processor element that can be used in processor arrays for high-speed processing. The processor is intended to achieve maximal throughput m-matrix computations. It is a systolic processor that performs plane rotations in two different coordinate systems.<>