ADPLL离散z域分析的贡献

2007 7th International Conference on ASIC Pub Date : 2007-10-01 DOI:10.1109/ICASIC.2007.4415598

Xin Chen, Jun Yang, Xiaoying Deng

{"title":"ADPLL离散z域分析的贡献","authors":"Xin Chen, Jun Yang, Xiaoying Deng","doi":"10.1109/ICASIC.2007.4415598","DOIUrl":null,"url":null,"abstract":"In this paper, a new z-domain model for all-digital phase-locked loop (ADPLL) whose output frequency is inversely proportional to the control word of digital controlled oscillator (DCO) is proposed. With this new z-domain model, bandwidth and phase margin can still be acquired for these ADPLLs. Finally, a cycle-domain simulator is written to verify the correctness of z-domain model and the results are in good agreement within only 0.3-db measurement error bars.","PeriodicalId":120984,"journal":{"name":"2007 7th International Conference on ASIC","volume":"96 10","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2007-10-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"5","resultStr":"{\"title\":\"A Contribution to the Discrete Z-Domain Analysis of ADPLL\",\"authors\":\"Xin Chen, Jun Yang, Xiaoying Deng\",\"doi\":\"10.1109/ICASIC.2007.4415598\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In this paper, a new z-domain model for all-digital phase-locked loop (ADPLL) whose output frequency is inversely proportional to the control word of digital controlled oscillator (DCO) is proposed. With this new z-domain model, bandwidth and phase margin can still be acquired for these ADPLLs. Finally, a cycle-domain simulator is written to verify the correctness of z-domain model and the results are in good agreement within only 0.3-db measurement error bars.\",\"PeriodicalId\":120984,\"journal\":{\"name\":\"2007 7th International Conference on ASIC\",\"volume\":\"96 10\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2007-10-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"5\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2007 7th International Conference on ASIC\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICASIC.2007.4415598\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2007 7th International Conference on ASIC","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICASIC.2007.4415598","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 5

摘要

针对输出频率与数字控制振荡器(DCO)控制字成反比的全数字锁相环(ADPLL)，提出了一种新的z域模型。利用这种新的z域模型，仍然可以获得这些adpll的带宽和相位裕度。最后，编写了一个周期域模拟器来验证z域模型的正确性，结果在0.3 db的测量误差范围内吻合良好。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

A Contribution to the Discrete Z-Domain Analysis of ADPLL

In this paper, a new z-domain model for all-digital phase-locked loop (ADPLL) whose output frequency is inversely proportional to the control word of digital controlled oscillator (DCO) is proposed. With this new z-domain model, bandwidth and phase margin can still be acquired for these ADPLLs. Finally, a cycle-domain simulator is written to verify the correctness of z-domain model and the results are in good agreement within only 0.3-db measurement error bars.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

2007 7th International Conference on ASIC

自引率

0.00%

发文量