P. Ferrari, A. Flammini, S. Rinaldi, G. Prytz, P. Juel
{"title":"PTP和SNTP之间的嵌入式时间网关的体系结构","authors":"P. Ferrari, A. Flammini, S. Rinaldi, G. Prytz, P. Juel","doi":"10.1109/SIES.2011.5953683","DOIUrl":null,"url":null,"abstract":"This paper deals with time synchronization in mixed network infrastructures for automation of industrial and electric plants, where old devices, which retrieve time information with the well-known NTP, must coexist with new IEEE1588 PTP compliant devices. Since PTP and NTP use very different time representations and synchronization strategies, an easy integration is quite difficult and requires additional hardware. The paper describes a transparent Time Gateway that is able to interface SNTP devices with a PTP synchronization domain (PTP devices and PTP switches). The Time Gateway has been realized with an embedded system based on an FPGA with a soft processor and an open source operating system. Preliminary experimental results show the feasibility of the proposed architecture, even if some improvements may be needed to match the time synchronization accuracy required by the legacy SNTP devices.","PeriodicalId":391594,"journal":{"name":"2011 6th IEEE International Symposium on Industrial and Embedded Systems","volume":"57 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2011-06-15","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"6","resultStr":"{\"title\":\"Architecture of an embedded time gateway between PTP and SNTP\",\"authors\":\"P. Ferrari, A. Flammini, S. Rinaldi, G. Prytz, P. Juel\",\"doi\":\"10.1109/SIES.2011.5953683\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper deals with time synchronization in mixed network infrastructures for automation of industrial and electric plants, where old devices, which retrieve time information with the well-known NTP, must coexist with new IEEE1588 PTP compliant devices. Since PTP and NTP use very different time representations and synchronization strategies, an easy integration is quite difficult and requires additional hardware. The paper describes a transparent Time Gateway that is able to interface SNTP devices with a PTP synchronization domain (PTP devices and PTP switches). The Time Gateway has been realized with an embedded system based on an FPGA with a soft processor and an open source operating system. Preliminary experimental results show the feasibility of the proposed architecture, even if some improvements may be needed to match the time synchronization accuracy required by the legacy SNTP devices.\",\"PeriodicalId\":391594,\"journal\":{\"name\":\"2011 6th IEEE International Symposium on Industrial and Embedded Systems\",\"volume\":\"57 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2011-06-15\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"6\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2011 6th IEEE International Symposium on Industrial and Embedded Systems\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/SIES.2011.5953683\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2011 6th IEEE International Symposium on Industrial and Embedded Systems","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SIES.2011.5953683","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Architecture of an embedded time gateway between PTP and SNTP
This paper deals with time synchronization in mixed network infrastructures for automation of industrial and electric plants, where old devices, which retrieve time information with the well-known NTP, must coexist with new IEEE1588 PTP compliant devices. Since PTP and NTP use very different time representations and synchronization strategies, an easy integration is quite difficult and requires additional hardware. The paper describes a transparent Time Gateway that is able to interface SNTP devices with a PTP synchronization domain (PTP devices and PTP switches). The Time Gateway has been realized with an embedded system based on an FPGA with a soft processor and an open source operating system. Preliminary experimental results show the feasibility of the proposed architecture, even if some improvements may be needed to match the time synchronization accuracy required by the legacy SNTP devices.