使用半速率振荡器的LNB卫星前端9.75/10.6 ghz SiGe锁相环违反IEEE发布原则的通知

2006 Symposium on VLSI Circuits, 2006. Digest of Technical Papers. Pub Date : 2006-06-15 DOI:10.1109/VLSIC.2006.1705302

A. Maxim, M. Gheorghe, C. Turinici

{"title":"使用半速率振荡器的LNB卫星前端9.75/10.6 ghz SiGe锁相环违反IEEE发布原则的通知","authors":"A. Maxim, M. Gheorghe, C. Turinici","doi":"10.1109/VLSIC.2006.1705302","DOIUrl":null,"url":null,"abstract":"A fully-integrated frequency synthesizer for DBS satellite front-ends was realized in a low cost 50GHz fT SiGe process. Two half-rate VCOs followed by Gilbert frequency doublers generate the 9.75/10.6 GHz LO signals with lower phase noise than a full-rate oscillator. The loop filter was integrated on-chip by using a passive feed-forward architecture, which provides a noiseless resistor multiplication","PeriodicalId":366835,"journal":{"name":"2006 Symposium on VLSI Circuits, 2006. Digest of Technical Papers.","volume":"107 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2006-06-15","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"Notice of Violation of IEEE Publication Principles9.75/10.6GHz SiGe PLL for LNB Satellite Front-Ends Using Half-Rate Oscillators\",\"authors\":\"A. Maxim, M. Gheorghe, C. Turinici\",\"doi\":\"10.1109/VLSIC.2006.1705302\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A fully-integrated frequency synthesizer for DBS satellite front-ends was realized in a low cost 50GHz fT SiGe process. Two half-rate VCOs followed by Gilbert frequency doublers generate the 9.75/10.6 GHz LO signals with lower phase noise than a full-rate oscillator. The loop filter was integrated on-chip by using a passive feed-forward architecture, which provides a noiseless resistor multiplication\",\"PeriodicalId\":366835,\"journal\":{\"name\":\"2006 Symposium on VLSI Circuits, 2006. Digest of Technical Papers.\",\"volume\":\"107 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2006-06-15\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2006 Symposium on VLSI Circuits, 2006. Digest of Technical Papers.\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/VLSIC.2006.1705302\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2006 Symposium on VLSI Circuits, 2006. Digest of Technical Papers.","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSIC.2006.1705302","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 1

摘要

采用低成本的50GHz fT SiGe工艺，实现了星载卫星前端全集成频率合成器。两个半速率压控振荡器和Gilbert倍频器可产生9.75/10.6 GHz的LO信号，其相位噪声比全速率振荡器低。环路滤波器采用无源前馈结构集成在片上，提供无噪声电阻倍增

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

Notice of Violation of IEEE Publication Principles9.75/10.6GHz SiGe PLL for LNB Satellite Front-Ends Using Half-Rate Oscillators

A fully-integrated frequency synthesizer for DBS satellite front-ends was realized in a low cost 50GHz fT SiGe process. Two half-rate VCOs followed by Gilbert frequency doublers generate the 9.75/10.6 GHz LO signals with lower phase noise than a full-rate oscillator. The loop filter was integrated on-chip by using a passive feed-forward architecture, which provides a noiseless resistor multiplication

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

2006 Symposium on VLSI Circuits, 2006. Digest of Technical Papers.

自引率

0.00%

发文量