0.5 V, 650pw, 0.031%/V线路调节亚阈值电压基准

Yuwei Wang, Ruizhi Zhang, Quan Sun, Hong Zhang
{"title":"0.5 V, 650pw, 0.031%/V线路调节亚阈值电压基准","authors":"Yuwei Wang, Ruizhi Zhang, Quan Sun, Hong Zhang","doi":"10.1109/ESSCIRC.2018.8494332","DOIUrl":null,"url":null,"abstract":"This paper presents a self-biased subthreshold voltage reference using the VTH difference between a thick-oxide MOS and a thin-oxide MOS to compensate the thermal voltage's temperature coefficient (TC). Based on theoretical analysis, the thick-oxide MOS's drain is selected as the output with optimized bias current, resulting in a robust voltage reference insensitive to process and supply variations. Fabricated in a 0.18-µm 1.8 V/ 3.3 V CMOS process, the proposed circuit achieves a line regulation of 0.031%/V under a supply voltage range from 0.5 to 2.2 V and a PSRR of −61.5 dB at 100 Hz before trimming. Under 25°C and a 1.2-V supply voltage, the average output voltage before trimming for 27 samples is 211.46 mV with standard deviation of only 0.64 mV (a/µ = 0.3 %). The average TCs before and after trimming are 152.8 and 11.4 ppm/°C, respectively, with total power consumption of 650 pW at 0.5 V and active area of 0.0012 mm2.","PeriodicalId":355210,"journal":{"name":"ESSCIRC 2018 - IEEE 44th European Solid State Circuits Conference (ESSCIRC)","volume":"7 4","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2018-09-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"10","resultStr":"{\"title\":\"A 0.5 V, 650 pW, 0.031%/V Line Regulation Subthreshold Voltage Reference\",\"authors\":\"Yuwei Wang, Ruizhi Zhang, Quan Sun, Hong Zhang\",\"doi\":\"10.1109/ESSCIRC.2018.8494332\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper presents a self-biased subthreshold voltage reference using the VTH difference between a thick-oxide MOS and a thin-oxide MOS to compensate the thermal voltage's temperature coefficient (TC). Based on theoretical analysis, the thick-oxide MOS's drain is selected as the output with optimized bias current, resulting in a robust voltage reference insensitive to process and supply variations. Fabricated in a 0.18-µm 1.8 V/ 3.3 V CMOS process, the proposed circuit achieves a line regulation of 0.031%/V under a supply voltage range from 0.5 to 2.2 V and a PSRR of −61.5 dB at 100 Hz before trimming. Under 25°C and a 1.2-V supply voltage, the average output voltage before trimming for 27 samples is 211.46 mV with standard deviation of only 0.64 mV (a/µ = 0.3 %). The average TCs before and after trimming are 152.8 and 11.4 ppm/°C, respectively, with total power consumption of 650 pW at 0.5 V and active area of 0.0012 mm2.\",\"PeriodicalId\":355210,\"journal\":{\"name\":\"ESSCIRC 2018 - IEEE 44th European Solid State Circuits Conference (ESSCIRC)\",\"volume\":\"7 4\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2018-09-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"10\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"ESSCIRC 2018 - IEEE 44th European Solid State Circuits Conference (ESSCIRC)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ESSCIRC.2018.8494332\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"ESSCIRC 2018 - IEEE 44th European Solid State Circuits Conference (ESSCIRC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ESSCIRC.2018.8494332","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 10

摘要

本文提出了一种自偏置亚阈值电压基准,利用厚氧化MOS和薄氧化MOS之间的VTH差来补偿热电压的温度系数(TC)。在理论分析的基础上,选择具有优化偏置电流的厚氧化MOS漏极作为输出,从而产生对工艺和电源变化不敏感的鲁棒电压基准。该电路采用0.18µm 1.8 V/ 3.3 V CMOS工艺,在0.5 ~ 2.2 V的电源电压范围内实现了0.031%/V的线路调节,100 Hz时的PSRR为- 61.5 dB。在25°C和1.2 v电源电压下,27个样品修整前的平均输出电压为211.46 mV,标准差仅为0.64 mV (a/µ= 0.3%)。修整前后的平均tc分别为152.8和11.4 ppm/°C, 0.5 V时的总功耗为650 pW,有源面积为0.0012 mm2。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
A 0.5 V, 650 pW, 0.031%/V Line Regulation Subthreshold Voltage Reference
This paper presents a self-biased subthreshold voltage reference using the VTH difference between a thick-oxide MOS and a thin-oxide MOS to compensate the thermal voltage's temperature coefficient (TC). Based on theoretical analysis, the thick-oxide MOS's drain is selected as the output with optimized bias current, resulting in a robust voltage reference insensitive to process and supply variations. Fabricated in a 0.18-µm 1.8 V/ 3.3 V CMOS process, the proposed circuit achieves a line regulation of 0.031%/V under a supply voltage range from 0.5 to 2.2 V and a PSRR of −61.5 dB at 100 Hz before trimming. Under 25°C and a 1.2-V supply voltage, the average output voltage before trimming for 27 samples is 211.46 mV with standard deviation of only 0.64 mV (a/µ = 0.3 %). The average TCs before and after trimming are 152.8 and 11.4 ppm/°C, respectively, with total power consumption of 650 pW at 0.5 V and active area of 0.0012 mm2.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信