V. Y. Zhuo, Weijie Wang, Zhixian Chen, Hock-Koon Lee, Minghua Li, W. Song
{"title":"基于180nm CMOS技术的神经形态系统高均匀ReRAM阵列协同设计","authors":"V. Y. Zhuo, Weijie Wang, Zhixian Chen, Hock-Koon Lee, Minghua Li, W. Song","doi":"10.1109/SOCC46988.2019.1570553076","DOIUrl":null,"url":null,"abstract":"This paper presents the co-implementation of resistive random access memory inside a 180nm CMOS chip for low-cost, energy-efficient neuromorphic hardware accelerators. Systematic evaluation of different TaOx-based ReRAM stacks was performed to derive the optimal ReRAM stack that shows high spatial and temporal uniformities without compromising CMOS back-end-of-line compatibility. Detailed comparison among six different ReRAM stacks can reduce power consumption by $\\sim89$% and increase uniformity by $\\sim66$% via proper material selection. The optimized ReRAM cells are directly integrated on standard CMOS foundry chips, enabling low-cost, high-yield integration with high energy efficiency, fast speeds, high uniformity, suitable for neuromorphic computing applications.","PeriodicalId":253998,"journal":{"name":"2019 32nd IEEE International System-on-Chip Conference (SOCC)","volume":"216 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2019-09-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"Co-Design of Highly Uniform ReRAM Arrays in 180nm CMOS Technology for Neuromorphic Systems\",\"authors\":\"V. Y. Zhuo, Weijie Wang, Zhixian Chen, Hock-Koon Lee, Minghua Li, W. Song\",\"doi\":\"10.1109/SOCC46988.2019.1570553076\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper presents the co-implementation of resistive random access memory inside a 180nm CMOS chip for low-cost, energy-efficient neuromorphic hardware accelerators. Systematic evaluation of different TaOx-based ReRAM stacks was performed to derive the optimal ReRAM stack that shows high spatial and temporal uniformities without compromising CMOS back-end-of-line compatibility. Detailed comparison among six different ReRAM stacks can reduce power consumption by $\\\\sim89$% and increase uniformity by $\\\\sim66$% via proper material selection. The optimized ReRAM cells are directly integrated on standard CMOS foundry chips, enabling low-cost, high-yield integration with high energy efficiency, fast speeds, high uniformity, suitable for neuromorphic computing applications.\",\"PeriodicalId\":253998,\"journal\":{\"name\":\"2019 32nd IEEE International System-on-Chip Conference (SOCC)\",\"volume\":\"216 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2019-09-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2019 32nd IEEE International System-on-Chip Conference (SOCC)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/SOCC46988.2019.1570553076\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2019 32nd IEEE International System-on-Chip Conference (SOCC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SOCC46988.2019.1570553076","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Co-Design of Highly Uniform ReRAM Arrays in 180nm CMOS Technology for Neuromorphic Systems
This paper presents the co-implementation of resistive random access memory inside a 180nm CMOS chip for low-cost, energy-efficient neuromorphic hardware accelerators. Systematic evaluation of different TaOx-based ReRAM stacks was performed to derive the optimal ReRAM stack that shows high spatial and temporal uniformities without compromising CMOS back-end-of-line compatibility. Detailed comparison among six different ReRAM stacks can reduce power consumption by $\sim89$% and increase uniformity by $\sim66$% via proper material selection. The optimized ReRAM cells are directly integrated on standard CMOS foundry chips, enabling low-cost, high-yield integration with high energy efficiency, fast speeds, high uniformity, suitable for neuromorphic computing applications.